Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC2751CUHF-12-PBF Datasheet(PDF) 9 Page - Linear Technology

Part # LTC2751CUHF-12-PBF
Description  Current Output 12-/14-/16-Bit SoftSpanTM DACs with Parallel I/O
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2751CUHF-12-PBF Datasheet(HTML) 9 Page - Linear Technology

Back Button LTC2751CUHF-12-PBF Datasheet HTML 5Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 6Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 7Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 8Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 9Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 10Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 11Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 12Page - Linear Technology LTC2751CUHF-12-PBF Datasheet HTML 13Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
LTC2751
9
2751f
PIN FUNCTIONS
RCOM (Pin 1): Center Tap Point of RIN and REF. Normally
tied to the negative input of the external reference invert-
ing amplifier.
RIN (Pin 2): Input Resistor for External Reference Inverting
Amplifier. Normally tied to the external reference voltage
VREF and to ROFS (Pin 37). Typically 5V; accepts up to
±15V.
S2 (Pin 3): Span I/O Bit 2. Pins S0, S1 and S2 are used to
program and to read back the output range of the DAC.
IOUT2 (Pin 4): DAC Current Output Complement. Tie IOUT2
to GND.
NC (Pin 5): No Connection. Must be tied to GND, provides
necessary shielding for IOUT2.
D3-D11 (Pins 6-14): LTC2751-12 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D11 is the MSB.
D5-D13 (Pins 6-14): LTC2751-14 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D13 is the MSB.
D7-D15 (Pins 6-14): LTC2751-16 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D15 is the MSB.
VDD (Pin 15): Positive Supply Input 2.7V ≤ VDD ≤ 5.5V.
Requires a 0.1µF bypass capacitor to GND.
GND (Pin 16): Ground. Tie to ground.
⎯C⎯L⎯R (Pin 17): Asynchronous Clear. When ⎯C⎯L⎯R is taken
to a logic low, the data registers are reset to the zero-volt
code for the present output range (VOUT = 0V).
MSPAN (Pin 18): Manual Span Control Pin. MSPAN is used
to configure the LTC2751 for operation in a single, fixed
output range. When configured for single-span operation,
the output range is set via hardware pin strapping. The
span input and DAC registers are transparent and do not
respond to write or update commands.
To configure the part for single-span use, tie MSPAN
directly to VDD. If MSPAN is instead connected to GND
(SoftSpan configuration), the output ranges are set and
verified by using write, update and read operations. See
Manual Span Configuration in the Operation section.
MSPAN must be connected either directly to GND (Soft-
Span configuration) or VDD (single-span configuration).
D0-D2 (Pins 19-21): LTC2751-12 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D0 is the LSB.
D0-D4 (Pins 19-23): LTC2751-14 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D0 is the LSB.
D0-D6 (Pins 19-25): LTC2751-16 Only. DAC Input/Output
Data Bits. These I/O pins set and read back the DAC code.
D0 is the LSB.
NC (Pins 22-27): LTC2751-12 Only. No Connection.
NC (Pins 24-27): LTC2751-14 Only. No Connection.
NC (Pins 26, 27): LTC2751-16 Only. No Connection.
⎯D/S (Pin 28): Data/Span Select. This pin is used to select
activation of the data or span I/O pins (D0 to D15 or S0
to S2, respectively), along with their respective dedicated
registers, for write or read operations. Update operations
ignore ⎯D/S, since all updates affect both data and span
registers. For single-span operation, tie ⎯D/S to GND.
READ (Pin 29): Read Pin. When READ is asserted high,
the data I/O pins (D0-D15) or span I/O pins (S0-S2)
output the contents of the selected register (see Table 1).
For single-span operation, readback of the span I/O pins
is disabled.
UPD (Pin 30): Update and Buffer Select Pin. When READ
is held low and UPD is asserted high, the contents of the
input registers (both data and span) are copied into their
respective DAC registers. The output of the DAC is updated,
reflecting the new DAC register values.
When READ is held high, the update function is disabled
and the UPD pin functions as a buffer selector—logic low
to select the input register, high for the DAC register. See
Readback in the Operation section.
⎯W⎯R (Pin 31): Active Low Write Pin. A Write operation
copies the data present on the data or span I/O pins (D0-
D15 or S0-S2, respectively) into the input register. When
READ is high, the Write function is disabled.
S0 (Pin 32): Span I/O Bit 0. Pins S0, S1 and S2 are used to
program and to read back the output range of the DAC.


Similar Part No. - LTC2751CUHF-12-PBF

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2751 LINER-LTC2751 Datasheet
285Kb / 24P
   Dual Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2751 LINER-LTC2751 Datasheet
264Kb / 20P
   18-Bit SoftSpan IOUT DAC with Parallel I/O
LTC2751 LINER-LTC2751 Datasheet
307Kb / 22P
   Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2751 LINER-LTC2751_15 Datasheet
307Kb / 22P
   Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
More results

Similar Description - LTC2751CUHF-12-PBF

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2751 LINER-LTC2751_15 Datasheet
307Kb / 22P
   Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2753 LINER-LTC2753_15 Datasheet
291Kb / 24P
   Dual Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2753 LINER-LTC2753 Datasheet
285Kb / 24P
   Dual Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2755 LINER-LTC2755_15 Datasheet
429Kb / 24P
   Quad Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2755 LINER-LTC2755 Datasheet
431Kb / 24P
   Quad Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
logo
Analog Devices
AD5547CRUZ AD-AD5547CRUZ Datasheet
412Kb / 20P
   Dual-Current Output, Parallel Input, 16-/14-Bit Multiplying DACs
REV. D
AD5556CRUZ AD-AD5556CRUZ Datasheet
1Mb / 20P
   Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with Four-Quadrant Resistors
REV. D
AD5556 AD-AD5556_15 Datasheet
1Mb / 20P
   Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with Four-Quadrant Resistors
REV. D
AD5546 AD-AD5546 Datasheet
683Kb / 16P
   Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
REV. 0
AD5546 AD-AD5546_15 Datasheet
1Mb / 20P
   Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with Four-Quadrant Resistors
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com