Electronic Components Datasheet Search |
|
LTC2499 Datasheet(PDF) 29 Page - Linear Technology |
|
LTC2499 Datasheet(HTML) 29 Page - Linear Technology |
29 / 32 page LTC2499 29 2499fb Using the 2X speed mode of the LTC2499 alters the rejection characteristics around DC and multiples of fS. The device bypassestheoffsetcalibrationinordertoincreasetheoutput rate. The resulting rejection plots are shown in Figures 27 and 28. 1x type frequency rejection can be achieved us- ing the 2x mode by performing a running average of the previoius two conversion results (see Figure 29). Output Data Rate When using its internal oscillator, the LTC2499 produces up to 7.5 samples per second (sps) with a notch frequency of 60Hz. The actual output data rate depends upon the length of the sleep and data output cycles which are controlled by the user and can be made insignificantly short. When operating with an external conversion clock (fO connected to an external oscillator), the LTC2499 output data rate can be increased. The duration of the conversion cycle is 41036/fEOSC. If fEOSC = 307.2kHz, the converter behaves as if the internal oscillator is used. An increase in fEOSC over the nominal 307.2kHz will trans- late into a proportional increase in the maximum output data rate (up to a maximum of 100sps). The increase in output rate leads to degradation in offset, full-scale error, and effective resolution as well as a shift in frequency rejection. When using the integrated temperature sensor, the internal oscillator should be used or an external oscil- lator fEOSC = 307.2kHz maximum. A change in fEOSC results in a proportional change in the internal notch position. This leads to reduced differential mode rejection of line frequencies. The common mode rejection of line frequencies remains unchanged, thus fully differential input signals with a high degree of symmetry on both the IN+ and IN– pins will continue to reject line frequency noise. An increase in fEOSC also increases the effective dynamic input and reference current. External RC networks will continue to have zero differential input current, but the time required for complete settling (580ns for fEOSC = 307.2kHz) is reduced, proportionally. Once the external oscillator frequency is increased above 1MHz (a more than 3x increase in output rate) the effective- ness of internal auto calibration circuits begins to degrade. This results in larger offset errors, full-scale errors, and decreased resolution, as seen in Figures 30-37. Figure 27. Input Normal Mode Rejection 2x Speed Mode Figure 28. Input Normal Mode Rejection 2x Speed Mode APPLICATIONS INFORMATION INPUT SIGNAL FREQUENCY (fN) 2499 F27 0 –20 –40 –60 –80 –100 –120 0 fN 2fN 3fN 4fN 5fN 6fN 7fN 8fN INPUT SIGNAL FREQUENCY (fN) 2499 F28 0 –20 –40 –60 –80 –100 –120 250 248 252 254 256 258 260 262 264 |
Similar Part No. - LTC2499 |
|
Similar Description - LTC2499 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |