Electronic Components Datasheet Search |
|
LTC2261CUJ-12-TRPBF Datasheet(PDF) 6 Page - Linear Technology |
|
LTC2261CUJ-12-TRPBF Datasheet(HTML) 6 Page - Linear Technology |
6 / 32 page LTC2261-12 LTC2260-12/LTC2259-12 6 226112f POWER REQUIREMENTS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 9) SYMBOL PARAMETER CONDITIONS LTC2261-12 LTC2260-12 LTC2259-12 UNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX CMOS Output Modes: Full Data Rate and Double Data Rate VDD Analog Supply Voltage (Note 10) l 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V OVDD Output Supply Voltage (Note 10) l 1.1 1.9 1.1 1.9 1.1 1.9 V IVDD Analog Supply Current DC Input Sine Wave Input l 68.7 70 81.1 57.1 58.3 67.4 48 49 56.6 mA mA IOVDD Digital Supply Current Sine Wave Input, OVDD=1.2V 3.5 2.9 2.2 mA PDISS Power Dissipation DC Input Sine Wave Input, OVDD=1.2V l 124 130 146 103 108 122 87 91 102 mW mW LVDS Output Mode VDD Analog Supply Voltage (Note 10) l 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V OVDD Output Supply Voltage (Note 10) l 1.7 1.9 1.7 1.9 1.7 1.9 V IVDD Analog Supply Current Sine Wave Input l 73.6 86.9 61.9 73.1 52.7 62.2 mA IOVDD Digital Supply Current (0VDD = 1.8V) Sine Input, 1.75mA Mode Sine Input, 3.5mA Mode l l 18.8 36.7 22.2 43.3 18.8 36.7 22.2 43.3 18.8 36.7 22.2 43.3 mA mA PDISS Power Dissipation Sine Input, 1.75mA Mode Sine Input, 3.5mA Mode l l 166 199 196 235 145 177 172 210 129 161 152 190 mW mW All Output Modes PSLEEP Sleep Mode Power 0.5 0.5 0.5 mW PNAP Nap Mode Power 9 9 9 mW PDIFFCLK Power Increase with Differential Encode Mode Enabled (No increase for Nap or Sleep Modes) 10 10 10 mW TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) SYMBOL PARAMETER CONDITIONS LTC2261-12 LTC2260-12 LTC2259-12 UNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX fS Sampling Frequency (Note 10) l 1 125 1 105 1 80 MHz tL ENC Low Time (Note 8) Duty Cycle Stabilizer Off Duty Cycle Stabilizer On l l 3.8 2.0 4 4 500 500 4.52 2.00 4.76 4.76 500 500 5.93 2.00 6.25 6.25 500 500 ns ns tH ENC High Time (Note 8) Duty Cycle Stabilizer Off Duty Cycle Stabilizer On l l 3.8 2.0 4 4 500 500 4.52 2.00 4.76 4.76 500 500 5.93 2.00 6.25 6.25 500 500 ns ns tAP Sample-and-Hold Acquisition Delay Time 000 ns SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Digital Data Outputs (CMOS Modes: Full Data Rate and Double Data Rate) tD ENC to Data Delay CL = 5pF (Note 8) l 1.1 1.7 3.1 ns tC ENC to CLKOUT Delay CL = 5pF (Note 8) l 1 1.4 2.6 ns tSKEW DATA to CLKOUT Skew tD – tC (Note 8) l 0 0.3 0.6 ns Pipeline Latency Full Data Rate Mode Double Data Rate Mode 5.0 5.5 Cycles Cycles |
Similar Part No. - LTC2261CUJ-12-TRPBF |
|
Similar Description - LTC2261CUJ-12-TRPBF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |