Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC4261CGN Datasheet(PDF) 8 Page - Linear Technology

Part # LTC4261CGN
Description  Negative Voltage Hot Swap Controllers with ADC and I2C Monitoring
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4261CGN Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC4261CGN Datasheet HTML 4Page - Linear Technology LTC4261CGN Datasheet HTML 5Page - Linear Technology LTC4261CGN Datasheet HTML 6Page - Linear Technology LTC4261CGN Datasheet HTML 7Page - Linear Technology LTC4261CGN Datasheet HTML 8Page - Linear Technology LTC4261CGN Datasheet HTML 9Page - Linear Technology LTC4261CGN Datasheet HTML 10Page - Linear Technology LTC4261CGN Datasheet HTML 11Page - Linear Technology LTC4261CGN Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
LTC4261/LTC4261-2
8
42612fb
ADIN (Pin 23/Pin 16): ADC Input. A voltage between 0V
and 2.56V applied to this pin is measured by the on-chip
ADC. Tie to VEE if unused.
ADIN2 (Pin 10/NA): Second ADC Input. Not available on
QFN package.
ADR0, ADR1 (Pins 24, 25/Pins 17, 18): Serial Bus Ad-
dress Inputs. Tying these pins to VEE, OPEN or INTVCC
configures one of nine possible addresses. See Table 1
in Applications Information.
ALERT (Pin 3/Pin 24): Fault Alert Output. Open-drain
logic output that pulls to VEE when a fault occurs to alert
the host controller. A fault alert is enabled by the ALERT
register. See Applications Information. Connect to VEE if
unused.
DRAIN (Pin 16/Pin 11): Drain Sense Input. Connect an
external 1M resistor between this pin and the drain terminal
(VOUT) of the N-channel FET. When the DRAIN pin volt-
age is less than 1.77V and the GATE pin voltage is above
VZ – 1.2V the power good outputs are asserted after a
delay. The voltage at this pin is internally clamped to 4V.
EN (Pin 26/Pin 19): Device Enable Input. Pull low to enable
the N-channel FET to turn-on after a start-up debounce
delay set by the TMR pin. When this pin is pulled high, the
FET is off. Transitions on this pin will be recorded in the
FAULT register. A high-to-low transition activates the logic
to read the state of the ON pin and clear faults. Requires
external pull-up. Debouncing with an external capacitor
is recommended when used to monitor board present.
Connect to VEE if unused.
Exposed Pad (Pin 25, QFN Only): Exposed Pad may be
left open or connected to device ground (VEE).
FLTIN (Pin 22/NA): General Purpose Fault Input. If this
pin pulls low, the FAULT register bit B7 is latched to “1.”
This pin is used to sense an external fault condition and
its status does not affect the FET control functions of the
LTC4261. Not available on the QFN package. Connect to
INTVCC if unused.
GATE (Pin 15/Pin 10): N-Channel FET Gate Drive Output.
This pin is pulled up by an internal current source IGATE
(11.5µA when the SS pin reaches its clamping voltage).
GATE stays low until VIN and INTVCC cross the UVLO
thresholds, UV and OV conditions are satisified and an
adjustable timer delay expires. During turn-off, short-
circuit or undervoltage lockout (VIN or INTVCC), a 110mA
pull-down current between GATE and VEE is activated.
INTVCC (Pin 7/Pin 4): Low Voltage (5V) Supply Output.
This is the output of the internal linear regulator with an
internal UVLO threshold of 4.25V. This voltage powers up
the data converter and logic control circuitry. Bypass this
pin with a 0.1µF capacitor to VEE.
ON (Pin 2/Pin 23): On Control Input. A rising edge turns
on the external N-channel FET while a falling edge turns it
off. This pin is also used to configure the state of the FET
ON register bit D3 in the CONTROL register (and hence
the external FET) at power-up. For example if the ON pin
is tied high, then the register bit D3 goes high one timer
cycle after power-up. Likewise, if the ON pin is tied low,
then the device remains off after power-up until the reg-
ister bit D3 is set high using the I2C bus. A high-to-low
transition on this pin clears faults.
OV (Pin 11/Pin 7): Overvoltage Detection Input. Connect
this pin to an external resistive divider from VEE. If the
voltage at the pin rises above 1.77V, the N-channel FET is
turned off. The overvoltage condition does not affect the
status of the power good outputs. On the QFN package,
this pin is also measured by the on-chip ADC. Connect
to VEE if unused.
PG (Pin 27/Pin 20): Power Good Status Output. This
open-drain pin pulls low and stays latched a timer delay
after the FET is on (when GATE reaches VZ – 1.2V and
DRAIN is within 1.77V of VEE). The power good output is
reset in all GATE pull-down events except an overvoltage
fault. Connect to VEE if unused.
PGI (Pin 1/Pin 22): Power Good Input. This pin along
with the PGI check timer serves as a watchdog to monitor
the power-up of the DC/DC converter. The PGI pin must
be low before the PGI check timer expires, otherwise the
GATE pin pulls down and stays latched and a power bad
fault is logged into the FAULT register. The PGI timer is
started after the second power good is latched and its
delay is equal to four times the start-up debounce delay.
Connect to VEE if unused.
(SSOP/QFN)
PIN FUNCTIONS


Similar Part No. - LTC4261CGN

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC4261 LINER-LTC4261 Datasheet
759Kb / 36P
   SPI/Digital or I2C 關Module Isolator with Adjustable 짹12.5V and 5V Regulated Power
LTC4261 LINER-LTC4261 Datasheet
761Kb / 36P
   SPI/Digital or I2C 關Module Isolator with Adjustable 짹12.5V and 5V Regulated Power
LTC4261 LINER-LTC4261 Datasheet
1Mb / 32P
   Wide Range I2C Power Monitor Rail-to-Rail Input Range: 0V to 80V
logo
Analog Devices
LTC4261 AD-LTC4261 Datasheet
3Mb / 82P
   High Power Negative Voltage Hot Swap Controller with Energy Monitor
LTC4261 AD-LTC4261 Datasheet
2Mb / 74P
   Negative Voltage Hot Swap Controller with Energy Monitor
More results

Similar Description - LTC4261CGN

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC4261 LINER-LTC4261_15 Datasheet
341Kb / 34P
   Negative Voltage Hot Swap Controllers with ADC and I2C Monitoring
LTC4261-2 LINER-LTC4261-2_15 Datasheet
341Kb / 34P
   Negative Voltage Hot Swap Controllers with ADC and I2C Monitoring
LTC4252-1 LINER-LTC4252-1 Datasheet
399Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252-1 LINER-LTC4252-1_12 Datasheet
319Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252B-2 LINER-LTC4252B-2_15 Datasheet
467Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252-1 LINER-LTC4252-1_15 Datasheet
334Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252-2 LINER-LTC4252-2_15 Datasheet
334Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252A-1 LINER-LTC4252A-1_15 Datasheet
334Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252A-2 LINER-LTC4252A-2_15 Datasheet
334Kb / 36P
   Negative Voltage Hot Swap Controllers
LTC4252C-1 LINER-LTC4252C-1_15 Datasheet
467Kb / 36P
   Negative Voltage Hot Swap Controllers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com