Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

APA750-FGB Datasheet(PDF) 12 Page - Actel Corporation

Part # APA750-FGB
Description  ProASIC Flash Family FPGAs
Download  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

APA750-FGB Datasheet(HTML) 12 Page - Actel Corporation

Back Button APA750-FGB Datasheet HTML 8Page - Actel Corporation APA750-FGB Datasheet HTML 9Page - Actel Corporation APA750-FGB Datasheet HTML 10Page - Actel Corporation APA750-FGB Datasheet HTML 11Page - Actel Corporation APA750-FGB Datasheet HTML 12Page - Actel Corporation APA750-FGB Datasheet HTML 13Page - Actel Corporation APA750-FGB Datasheet HTML 14Page - Actel Corporation APA750-FGB Datasheet HTML 15Page - Actel Corporation APA750-FGB Datasheet HTML 16Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 174 page
background image
ProASICPLUS Flash Family FPGAs
1- 6
v5.7
Clock Resources
The ProASICPLUS family offers powerful and flexible
control of circuit timing through the use of analog
circuitry. Each chip has two clock conditioning blocks
containing a phase-locked loop (PLL) core, delay lines,
phase shifter (0
° and 180°), clock multiplier/dividers, and
all
the
circuitry
needed
for
the
selection
and
interconnection of inputs to the global network (thus
providing bidirectional access to the PLL). This permits
the PLL block to drive inputs and/or outputs via the two
global lines on each side of the chip (four total lines).
This circuitry is discussed in more detail in the
"ProASICPLUS Clock Management System" section on
page 1-13.
Clock Trees
One of the main architectural benefits of ProASICPLUS is
the set of power- and delay-friendly global networks.
ProASICPLUS offers four global trees. Each of these trees
is based on a network of spines and ribs that reach all
the tiles in their regions (Figure 1-7 on page 1-7). This
flexible clock tree architecture allows users to map up to
88 different internal/external clocks in an APA1000
device. Details on the clock spines and various numbers
of the family are given in Table 1-1 on page 1-7.
The flexible use of the ProASICPLUS clock spine allows the
designer to cope with several design requirements. Users
implementing clock-resource intensive applications can
easily route external or gated internal clocks using global
routing spines. Users can also drastically reduce delay
penalties and save buffering resources by mapping
critical high fanout nets to spines. For design hints on
using these features, refer to Actel’s Efficient Use of
ProASIC Clock Trees application note.
Figure 1-6 • High-Speed, Very Long-Line Resources
PAD RING
PAD RING
High Speed Very Long-Line Resouces
SRAM
SRAM


Similar Part No. - APA750-FGB

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
APA750-FG896A ACTEL-APA750-FG896A Datasheet
85Kb / 10P
   Automotive-Grade ProASIC Flash Family FPGAs
More results

Similar Description - APA750-FGB

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
APA300-PQ208A ACTEL-APA300-PQ208A Datasheet
352Kb / 10P
   ProASIC Flash Family FPGAs
APA075-PQG208 ACTEL-APA075-PQG208 Datasheet
4Mb / 178P
   ProASIC Flash Family FPGAs
APA1000-FG896A ACTEL-APA1000-FG896A Datasheet
85Kb / 10P
   Automotive-Grade ProASIC Flash Family FPGAs
logo
Microsemi Corporation
APA300-PQG208M MICROSEMI-APA300-PQG208M Datasheet
1Mb / 174P
   ProASICPLUS Flash Family FPGAs
logo
Actel Corporation
A3P1000-1FGG144I ACTEL-A3P1000-1FGG144I Datasheet
5Mb / 206P
   ProASIC3 Flash Family FPGAs
logo
Microsemi Corporation
A3P250-1PQ208 MICROSEMI-A3P250-1PQ208 Datasheet
10Mb / 220P
   ProASIC3 Flash Family FPGAs
APA600-PQ208I MICROSEMI-APA600-PQ208I Datasheet
4Mb / 178P
   ProASICPLUS Flash Family FPGAs
logo
Actel Corporation
APA150-FG144I ACTEL-APA150-FG144I Datasheet
4Mb / 178P
   ProASICPLUS짰 Flash Family FPGAs
A3PE3000-1FGG896I ACTEL-A3PE3000-1FGG896I Datasheet
4Mb / 152P
   ProASIC3E Flash Family FPGAs
APA1000-BG456I ACTEL-APA1000-BG456I Datasheet
352Kb / 10P
   ProASICPLUS Flash Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com