Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

APA075-TQGPP Datasheet(PDF) 79 Page - Actel Corporation

Part # APA075-TQGPP
Description  ProASIC Flash Family FPGAs
Download  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

APA075-TQGPP Datasheet(HTML) 79 Page - Actel Corporation

Back Button APA075-TQGPP Datasheet HTML 75Page - Actel Corporation APA075-TQGPP Datasheet HTML 76Page - Actel Corporation APA075-TQGPP Datasheet HTML 77Page - Actel Corporation APA075-TQGPP Datasheet HTML 78Page - Actel Corporation APA075-TQGPP Datasheet HTML 79Page - Actel Corporation APA075-TQGPP Datasheet HTML 80Page - Actel Corporation APA075-TQGPP Datasheet HTML 81Page - Actel Corporation APA075-TQGPP Datasheet HTML 82Page - Actel Corporation APA075-TQGPP Datasheet HTML 83Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 174 page
background image
ProASICPLUS Flash Family FPGAs
v5.7
1-73
Pin Description
User Pins
I/O
User Input/Output
The I/O pin functions as an input, output, tristate, or
bidirectional buffer. Input and output signal levels are
compatible
with
standard
LVTTL
and
LVCMOS
specifications. Unused I/O pins are configured as inputs
with pull-up resistors.
NC
No Connect
To maintain compatibility with other Actel ProASICPLUS
products, it is recommended that this pin not be
connected to the circuitry on the board.
GL
Global Pin
Low skew input pin for clock or other global signals. This
pin can be configured with an internal pull-up resistor.
When it is not connected to the global network or the
clock conditioning circuit, it can be configured and used
as a normal I/O.
GLMX
Global Multiplexing Pin
Low skew input pin for clock or other global signals. This
pin can be used in one of two special ways (refer to
Actel’s Using ProASICPLUS Clock Conditioning Circuits).
When the external feedback option is selected for the
PLL block, this pin is routed as the external feedback
source to the clock conditioning circuit.
In applications where two different signals access the
same global net at different times through the use of
GLMXx and GLMXLx macros, this pin will be fixed as one
of the source pins.
This pin can be configured with an internal pull-up
resistor. When it is not connected to the global network
or the clock conditioning circuit, it can be configured and
used as any normal I/O. If not used, the GLMXx pin will
be configured as an input with pull-up.
Dedicated Pins
GND
Ground
Common ground supply voltage.
VDD
Logic Array Power Supply Pin
2.5 V supply voltage.
VDDP
I/O Pad Power Supply Pin
2.5 V or 3.3 V supply voltage.
TMS
Test Mode Select
The TMS pin controls the use of boundary-scan circuitry.
This pin has an internal pull-up resistor.
TCK
Test Clock
Clock input pin for boundary scan (maximum 10 MHz). Actel
recommends adding a nominal 20 k
Ω pull-up resistor to this
pin.
TDI
Test Data In
Serial input for boundary scan. A dedicated pull-up
resistor is included to pull this pin high when not being
driven.
TDO
Test Data Out
Serial output for boundary scan. Actel recommends
adding a nominal 20k
Ω pull-up resistor to this pin.
TRST
Test Reset Input
Asynchronous,
active-low
input
pin
for
resetting
boundary-scan circuitry. This pin has an internal pull-up
resistor. For more information, please refer to Power-up
Behavior of ProASICPLUS Devices application note.
Special Function Pins
RCK
Running Clock
A free running clock is needed during programming if
the programmer cannot guarantee that TCK will be
uninterrupted. If not used, this pin has an internal pull-
up and can be left floating.
NPECL
User Negative Input
Provides high speed clock or data signals to the PLL
block. If unused, leave the pin unconnected.
PPECL
User Positive Input
Provides high speed clock or data signals to the PLL
block. If unused, leave the pin unconnected.
AVDD
PLL Power Supply
Analog VDD should be VDD (core voltage) 2.5 V (nominal)
and be decoupled from GND with suitable decoupling
capacitors to reduce noise. For more information, refer
to Actel’s Using ProASICPLUS Clock Conditioning Circuits
application note. If the clock conditioning circuitry is not
used in a design, AVDD can either be left floating or tied
to 2.5 V.
AGND
PLL Power Ground
The analog ground can be connected to the system
ground. For more information, refer to Actel’s Using
ProASICPLUS Clock Conditioning Circuits application note.
If the PLLs or clock conditioning circuitry are not used in
a design, AGND should be tied to GND.


Similar Part No. - APA075-TQGPP

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
APA075-TQG1152ES ACTEL-APA075-TQG1152ES Datasheet
4Mb / 178P
   ProASIC Flash Family FPGAs
APA075-TQG1152I ACTEL-APA075-TQG1152I Datasheet
4Mb / 178P
   ProASIC Flash Family FPGAs
APA075-TQG1152PP ACTEL-APA075-TQG1152PP Datasheet
4Mb / 178P
   ProASIC Flash Family FPGAs
More results

Similar Description - APA075-TQGPP

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
APA300-PQ208A ACTEL-APA300-PQ208A Datasheet
352Kb / 10P
   ProASIC Flash Family FPGAs
APA075-PQG208 ACTEL-APA075-PQG208 Datasheet
4Mb / 178P
   ProASIC Flash Family FPGAs
APA1000-FG896A ACTEL-APA1000-FG896A Datasheet
85Kb / 10P
   Automotive-Grade ProASIC Flash Family FPGAs
logo
Microsemi Corporation
APA300-PQG208M MICROSEMI-APA300-PQG208M Datasheet
1Mb / 174P
   ProASICPLUS Flash Family FPGAs
logo
Actel Corporation
A3P1000-1FGG144I ACTEL-A3P1000-1FGG144I Datasheet
5Mb / 206P
   ProASIC3 Flash Family FPGAs
logo
Microsemi Corporation
A3P250-1PQ208 MICROSEMI-A3P250-1PQ208 Datasheet
10Mb / 220P
   ProASIC3 Flash Family FPGAs
APA600-PQ208I MICROSEMI-APA600-PQ208I Datasheet
4Mb / 178P
   ProASICPLUS Flash Family FPGAs
logo
Actel Corporation
APA150-FG144I ACTEL-APA150-FG144I Datasheet
4Mb / 178P
   ProASICPLUS짰 Flash Family FPGAs
A3PE3000-1FGG896I ACTEL-A3PE3000-1FGG896I Datasheet
4Mb / 152P
   ProASIC3E Flash Family FPGAs
APA1000-BG456I ACTEL-APA1000-BG456I Datasheet
352Kb / 10P
   ProASICPLUS Flash Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com