Electronic Components Datasheet Search |
|
RTAX250-SB624EV Datasheet(PDF) 66 Page - Actel Corporation |
|
RTAX250-SB624EV Datasheet(HTML) 66 Page - Actel Corporation |
66 / 170 page RTAX-S/SL RadTolerant FPGAs 2- 48 v5.3 R-Cell Introduction The R-cell, the sequential logic resource of the RTAX-S/SL devices, is the second logic module type in the RTAX-S/SL family architecture. The RTAX-S/SL R-cell is an enhanced version of the A54SX-A R-cell. It includes additional clock inputs for all eight global resources of the RTAX-S/SL architecture as well as global presets and clears (Figure 2- 32). The main features of the R-cell include the following: • Direct connection to the adjacent logic module through the hardwired connection DCIN. DCIN is driven by the DCOUT of an adjacent C-cell via the Direct-Connect routing resource, providing a connection with less than 0.1 ns of routing delay. • The R-cell can be used as a standalone flip-flop. It can be driven by any C-cell or I/O modules through the regular routing structure (using DIN as a routable data input). This gives the option of using the R-cell as a 2:1 MUXed flip-flop as well. • Provision of data enable-input (S0). • Independent active low asynchronous clear (CLR). • Independent active low asynchronous preset (PSET). If both CLR and PSET are low, CLR has higher priority. • Clock can be driven by any of the following (CKP selects clock polarity): – One of the four high performance hardwired fast clocks (HCLKs) – One of the four routed clocks (CLKs) – User signals • Global power-on clear (GCLR) and preset (GPSET), which drive each flip-flop on a chip-wide basis. – When the Global Set Fuse option in the Designer software is unchecked (by default), GCLR = 0 and GPSET =1 at device power-up. When the option is checked, GCLR = 1 and GPSET= 0. Both pins are pulled HIGH when the device is in user mode. • S0, S1, PSET, and CLR can be driven by routed clocks CLKE/F/G/H or user signals. • DIN and S1 can be driven by user signals. As with the C-cell, the configuration of the R-cell to perform various functions is handled automatically for the user through Actel's extensive macro library (please see the Actel Macro Library Guide for a complete listing of available RTAX-S/SL macros). Figure 2-32 • R-Cell Y S1 S0 CKS DCIN DIN (user signals) HCLKA/B/C/D CLKE/F/G/H Internal Logic CKP SEU Enhanced D-FF |
Similar Part No. - RTAX250-SB624EV |
|
Similar Description - RTAX250-SB624EV |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |