MC-ACT-VME2416

February 25, 2003

VME2416

Datasheet v1.3

February 25, 2003

1

Optimized for

3721 Valley Centre Drive

San Diego, CA 92130 USA

Americas:

+1 800-752-3040

Europe:

+41 (0) 32 374 32 00

Asia:

+(852) 2410 2720

E-mail: actel.info@memecdesign.com

URL:

www.memecdesign.com/actel

Product Summary

Intended Use

•

Medical systems

•

Industrial controls: robotic, factory automation

Key Features

•

Flexible slave VME controller

•

Full interrupt controller (ROAK)

•

Control signals for external drivers and drivers on chip

•

Synchronous user side interface for registers, peripherals and memories

•

User definable waitstates

•

Synchronous, reliable design

•

Expandible to full set of VME features

•

Silicon proven design

Targeted Devices

•

SX-A Family

•

Axcelerator Family

•

ProASIC

General Description

The MC-ACT-VME2416 core is used as interface for the VME standard bus. One side contains all VME bus

signals and the other side all the user signals. With the defined address and address modifier, the user allows

any masters on the VME bus to access the IO, peripherals or memory placed on the user side.

The user has to describe two blocks which are connected to the “address decoding” and to the “user side”. The

“address decoding” is used to detect the access and to allow the transfer on the corresponding board. It allows

the user to built its own address decoding without changing the code of the MC-ACT-VME2416.

The MC-ACT-VME2416 core provides a full interrupt controller based on seven interrupt lines connected to the

bus. The system release the interrupt on the acknowledge (ROAK). The acknowledge is done on all boards

connected on the bus through a daisy-chain.

A complete VHDL test bench verifies every functions and addressing mode and interrupts. These testbenches

are built as a self testing regression-test suite.