![]() |
Electronic Components Datasheet Search |
|
AGL1000V2-FGG144I Datasheet(PDF) 86 Page - Actel Corporation |
|
AGL1000V2-FGG144I Datasheet(HTML) 86 Page - Actel Corporation |
86 / 212 page ![]() IGLOO DC and Switching Characteristics 2- 72 Advance v0.5 Input Register Timing Characteristics 1.5 V DC Core Voltage Figure 2-18 • Input Register Timing Diagram 50% Preset Clear Out_1 CLK Data Enable t ISUE 50% 50% t ISUD t IHD 50% 50% t ICLKQ 1 0 t IHE t IRECPRE t IREMPRE t IRECCLR t IREMCLR t IWCLR t IWPRE t IPRE2Q t ICLR2Q t ICKMPWH tICKMPWL 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% Table 2-137 • Input Data Register Propagation Delays Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V Parameter Description Std. Units tICLKQ Clock-to-Q of the Input Data Register 0.42 ns tISUD Data Setup Time for the Input Data Register 0.47 ns tIHD Data Hold Time for the Input Data Register 0.00 ns tISUE Enable Setup Time for the Input Data Register 0.67 ns tIHE Enable Hold Time for the Input Data Register 0.00 ns tICLR2Q Asynchronous Clear-to-Q of the Input Data Register 0.79 ns tIPRE2Q Asynchronous Preset-to-Q of the Input Data Register 0.79 ns tIREMCLR Asynchronous Clear Removal Time for the Input Data Register 0.00 ns tIRECCLR Asynchronous Clear Recovery Time for the Input Data Register 0.24 ns tIREMPRE Asynchronous Preset Removal Time for the Input Data Register 0.00 ns tIRECPRE Asynchronous Preset Recovery Time for the Input Data Register 0.24 ns tIWCLR Asynchronous Clear Minimum Pulse Width for the Input Data Register 0.19 ns tIWPRE Asynchronous Preset Minimum Pulse Width for the Input Data Register 0.19 ns tICKMPWH Clock Minimum Pulse Width HIGH for the Input Data Register 0.31 ns tICKMPWL Clock Minimum Pulse Width LOW for the Input Data Register 0.28 ns Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values. |