Electronic Components Datasheet Search |
|
ACS8515 Datasheet(PDF) 10 Page - Semtech Corporation |
|
ACS8515 Datasheet(HTML) 10 Page - Semtech Corporation |
10 / 50 page Revision 2.01/December 2005 Semtech Corp. www.semtech.com 10 ACS8515 Rev2.1 LC/P ADVANCED COMMUNICATIONS FINAL r e t t i Jr e t t i J r e t t i J r e t t i Jr e t t i J e c n a r e l o Te c n a r e l o T e c n a r e l o T e c n a r e l o Te c n a r e l o T r o t i n o M y c n e u q e r Fr o t i n o M y c n e u q e r F r o t i n o M y c n e u q e r F r o t i n o M y c n e u q e r Fr o t i n o M y c n e u q e r F e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A e g n a R e c n a t p e c c A e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A y c n e u q e r Fy c n e u q e r F y c n e u q e r F y c n e u q e r Fy c n e u q e r F e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A e g n a R e c n a t p e c c A e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A ) n i- ll u P () n i- ll u P ( ) n i- ll u P ( ) n i- ll u P () n i- ll u P ( y c n e u q e r Fy c n e u q e r F y c n e u q e r F y c n e u q e r Fy c n e u q e r F e c n a t p e c c Ae c n a t p e c c A e c n a t p e c c A e c n a t p e c c Ae c n a t p e c c A ) n i- d l o H ( e g n a R) n i- d l o H ( e g n a R ) n i- d l o H ( e g n a R ) n i- d l o H ( e g n a R) n i- d l o H ( e g n a R y c n e u q e r Fy c n e u q e r F y c n e u q e r F y c n e u q e r Fy c n e u q e r F e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A e g n a R e c n a t p e c c A e g n a R e c n a t p e c c Ae g n a R e c n a t p e c c A ) t u o -l l u P () t u o -l l u P ( ) t u o -l l u P ( ) t u o -l l u P () t u o -l l u P ( 3 0 7 . G m p p 6 . 6 1 - / + m p p 6 . 4 - / + ) 1 e t o N e e s ( m p p 2 . 9 - / + ) 2 e t o N e e s ( m p p 6 . 4 - / + ) 1 e t o N e e s ( m p p 2 . 9 - / + ) 2 e t o N e e s ( m p p 6 . 4 - / + ) 1 e t o N e e s ( m p p 2 . 9 - / + ) 2 e t o N e e s ( 3 8 7 . G 3 2 8 . G E R O C - 4 4 2 1 - R G PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz. The choice of PECL or LVDS compatibility is programmed via the cnfg_differential_inputs register. Unused PECL/LVDS differential inputs should be fixed with one input high (VDD) and the other input low (GND), or set in LVDS mode and left floating, in which case one input is internally pulled high and the other low. Input Wander and Jitter Tolerance Input Wander and Jitter Tolerance Input Wander and Jitter Tolerance Input Wander and Jitter Tolerance Input Wander and Jitter Tolerance The ACS8515 is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825, ANSI DS1.101-1994 and ETS 300 462-5 (1997). All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull- in, hold-in and pull-out ranges are specified for each input port in Table 5. Minimum jitter tolerance masks are specified in Figures 3 and 4, and Tables 6 and 7, respectively. The ACS8515 will tolerate wander and jitter components greater than those shown in Figure 3 and Figure 4, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). The ‘8klocking’ mode should be engaged for high jitter tolerance according to these masks. All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause rearrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level. Notes for Table 5. Notes for Table 5. Notes for Table 5. Notes for Table 5. Notes for Table 5. Note 1. The frequency acceptance and generation range will be +/-4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of +/- 4.6 ppm. Note 2. The default acceptance range and generation range is +/- 9.2 ppm with an exact external crystal frequency of 12.8 MHz. This range is also programmable from 0 to 80 ppm in 0.08 ppm steps. Table 5. Input Reference Source Jitter Tolerance Table 5. Input Reference Source Jitter Tolerance Table 5. Input Reference Source Jitter Tolerance Table 5. Input Reference Source Jitter Tolerance Table 5. Input Reference Source Jitter Tolerance |
Similar Part No. - ACS8515 |
|
Similar Description - ACS8515 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |