Electronic Components Datasheet Search |
|
MPC5632MMLL60 Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc |
|
MPC5632MMLL60 Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc |
8 / 106 page MPC5634M Microcontroller Data Sheet, Rev. 8 Freescale Semiconductor 8 — DMA support — Interrupt request support — Programmable clock source: system clock or oscillator clock — Support Microsecond Bus (Timed Serial Bus - TSB) uplink Version 1.0 •Two FlexCAN — One with 32 message buffers; the second with 64 message buffers — Full implementation of the CAN protocol specification, Version 2.0B — Based on and including all existing features of the Freescale TouCAN module — Programmable acceptance filters — Short latency time for high priority transmit messages — Arbitration scheme according to message ID or message buffer number — Listen only mode capabilities — Programmable clock source: system clock or oscillator clock — Message buffers may be configured as mailboxes or as FIFO • Nexus port controller (NPC) — Per IEEE-ISTO 5001-2003 — Real time development support for Power Architecture core and eTPU engine through Nexus class 2/1 — Read and write access (Nexus class 3 feature that is supported on this device) – Run-time access of entire memory map – Calibration — Support for data value breakpoints / watchpoints – Run-time access of entire memory map – Calibration Table constants calibrated using MMU and internal and external RAM Scalar constants calibrated using cache line locking — Configured via the IEEE 1149.1 (JTAG) port • IEEE 1149.1 JTAG controller (JTAGC) — IEEE 1149.1-2001 Test Access Port (TAP) interface — 5-bit instruction register that supports IEEE 1149.1-2001 defined instructions — 5-bit instruction register that supports additional public instructions — Three test data registers: a bypass register, a boundary scan register, and a device identification register — Censorship disable register. By writing the 64-bit serial boot password to this register, Censorship may be disabled until the next reset — TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry • On-chip Voltage Regulator for single 5 V supply operation — On-chip regulator 5 V to 3.3 V for internal supplies — On-chip regulator controller 5 V to 1.2 V (with external bypass transistor) for core logic • Low-power modes — SLOW Mode. Allows device to be run at very low speed (approximately 1 MHz), with modules (including the PLL) selectively disabled in software — STOP Mode. System clock stopped to all modules including the CPU. Wake-up timer used to restart the system clock after a predetermined time |
Similar Part No. - MPC5632MMLL60 |
|
Similar Description - MPC5632MMLL60 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |