 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD5100YRQZ Datasheet(PDF) 29 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD5100YRQZ Datasheet(HTML) 29 Page - Analog Devices |
|
|
29 / 36 page  AD5100 Rev. 0 | Page 29 of 36 PERMANENT SETTING OF AD5100 REGISTERS (OTP FUNCTION) When the user wants to permanently program settings to the AD5100, the one-time program (OTP) function is invoked (note the requirements for the capacitor on the VOTP pin in the Power Requirements section). To complete a permanent program cycle for a particular register, the following sequence should be used: 1. Set Bit 0 = 1 in Register 0x16 using a normal write operation. 2. Set Bit 1 = 1 in Register 0x16 using a normal write operation. 3. Apply a 5.5 V (100 mA) voltage source to the OTP pin. This provides the current for the programming cycle. 4. Write the desired permanent data to the register of choice, using a write operation with the OTP bit set to 1 in the address pointer byte. 5. Wait a period of 12 ms for the AD5100 to perform the permanent setting of the internal register. The user has the opportunity to check whether the AD5100 is programmed correctly by performing a read instruction with the OTP bit set to 1 in the address pointer byte (for example, set the address pointer to 0x81 to check V1MON-OV) and monitoring the state of Bit 7 (OTP okay) in the read back data byte. • OTP okay = 1 indicates that the AD5100 is programmed correctly • OTP okay = 0 indicates that the AD5100 is programmed incorrectly Note that read back of the OTP okay bit is available only for the read cycle following immediately after the program cycle. If a write or read of a different register is done immediately after the program cycle, the opportunity for verifying whether the programming was successful will have been missed. Figure 25 shows the recommended way of executing a program, then reading back and verifying the V1MON overvoltage threshold register (assuming that Step 1 to Step 3 have already been completed). When all default registers have been programmed, the lock bit should be set. User-programmed defaults do not become active until the lock bit is programmed. Programming the lock bit is done in exactly the same manner as all other registers in Table 11. The lock bit is Register 0x15, Bit 3. TEMPORARY OVERRIDE OF DEFAULT SETTINGS Even with the lock bit set, it is possible to temporarily override the default values of any of the permanently programmable registers. To override a permanent setting in a particular register (when the lock bit is programmed), the following sequence should be used: 1. Set Bit 3 = 1 in Register 0x16 (special function 1). 2. Write the desired temporary data to the register of choice. While the override bit (Bit 3) is set in Register 0x16, the user can override any registers by simply writing to them with new data. To reset an overridden register to its default setting, the following sequence should be used: 1. Set Bit 3 = 0 in Register 0x16. 2. Write a dummy byte to the register of choice. Clearing the override bit in Register 0x16 does not cause all overridden registers to revert to their defaults at the same time. For example, imagine that the user overrides Register 0x01, Register 0x02, and Register 0x03. If the user subsequently clears the override bit in Register 0x16 and writes a dummy byte to Register 0x01, Register 0x01 reverts to its default value. How- ever, Register 0x02 and Register 0x03 still contain their override data. To revert both registers to their default values, the user must write dummy data to each register individually. Power cycling the AD5100 also resets all registers to their programmed defaults. 010111AD0 S DEVICE ADDRESS W ACK 0x81 ACK 0x0F ACK P SET ADDR POINTER TO V1MON OVTHRES OTP BIT =1 SET V1MON OV THRESHOLD = 13.2V 12ms DELAY 010111AD0 S DEVICE ADDRESS R ACK ACK 0x81 0x8F NACK P SET ADDR POINTER TO V1MON OV THRES OTP BIT =1 CONFIRMED V1MON OV THRESHOLD = 13.2V OUTPUT FROM MASTER OUTPUT FROM AD5100 S = START BIT P = STOP BIT ACK =ACKNOWLEDGE NACK = NO ACKNOWLEDGE R = READ W = WRITE Figure 25. Setting and Validating OTP Register Setting |
Similar Part No. - AD5100YRQZ |
|
Similar Description - AD5100YRQZ |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
