Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

TDA9106 Datasheet(PDF) 5 Page - STMicroelectronics

Part No. TDA9106
Description  LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

TDA9106 Datasheet(HTML) 5 Page - STMicroelectronics

 
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC
Supply Voltage (Pin 18)
13.5
V
VDD
Supply Voltage (Pin 39)
5.7
V
VIN
Max Voltage on Pin 6
Pins 15, 21, 22, 23
Pin 1
Pin 4
Pins 3, 33,34,37,38,40,41
Pin 16
Pins 8, 9, 10, 11, 12, 13, 14, 25, 27, 30
1.8
12
3.6
4
5
6
8
V
V
V
V
V
V
V
VESD
ESD susceptibility
Human Body Model,100pF Discharge through 1.5k
EIAJ Norm,200pF Discharge through 0
2
300
kV
V
Tstg
Storage Temperature
-40, +150
oC
Tj
Junction Temperature
+150
oC
Toper
Operating Temperature
0, +70
oC
THERMAL DATA
Symbol
Parameter
Value
Unit
Rth (j-a)
Junction-ambient Thermal Resistance
Max.
65
oC/W
SYNCHRO PROCESSOR
Operating Conditions
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
HsVR
Horizontal Sync Input Voltage
Pin 38
0
5
V
MinD
Minimum Horizontal Input Pulses Duration
Pin 38
0.7
µs
Mduty
Maximum Horizontal Input Signal Duty Cycle
Pin 38
25
%
VsVR
Vertical Sync Input Voltage
Pin 33
0
5
V
VSW
Minimum Vertical Sync Pulse Width
Pin 33
5
µs
VSmD
Maximum Vertical Sync Input Duty Cycle
Pin 33
15
%
VextM
M a xi m um V e rt i ca l S yn c W i d t h on T T L
H/Vcomposite or S/G
Pins 1, 38
750
µs
Electrical Characteristics (VDD =5V, Tamb =25
oC)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
VSGDC
S/G Clamped DC Level
Pin 1, I1 =-1
µA1
V
ISGbias
Internal Diode Bias Current
Pin 1, V1 = 1.6V
10
µA
VSGTh
Slicing Level (see application design choice)
Pin 1
0.2
V
VINTH
H o r iz on t al a n d V ert i cal I npu t V o lt a ge
(Pins 33,38)
Low Level
High Level
2.2
0.8
V
V
RIN
Horizontal and Vertical Pull-Up Resistor
Pins 33,38
200
k
VOut
Output Voltage (Pins 35,36,37)
Low level
High Level
0
5
V
V
TfrOut
Falling and Rising Output CMOS Buffer
Pins 35,36,37
Cout = 20pF
100
ns
VHlock
Horizontal 1st PLL Lock Output Status (Pin 37)
Locked
Unlocked
0
5
V
V
VoutT
Extracted Vsync Integration Time (% of TH) on
H/V Composite or S/G
Pin 35, C0 = 820pF
26
35
%
TDA9106
5/30


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn