Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PSD4235G3-70UI Datasheet(PDF) 8 Page - STMicroelectronics

Part # PSD4235G3-70UI
Description  Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
Download  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G3-70UI Datasheet(HTML) 8 Page - STMicroelectronics

Back Button PSD4235G3-70UI Datasheet HTML 4Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 5Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 6Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 7Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 8Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 9Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 10Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 11Page - STMicroelectronics PSD4235G3-70UI Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 89 page
background image
PSD4235G2
8/89
PSD ARCHITECTURAL OVERVIEW
PSD devices contain several major functional
blocks. Figure 4 shows the architecture of the PSD
device family. The functions of each block are de-
scribed briefly in the following sections. Many of
the blocks perform multiple functions and are user
configurable.
Memory
Each of the memory blocks is briefly discussed in
the following paragraphs. A more detailed discus-
sion can be found in the section entitled “Memory
Blocks“ on page 20.
The 4 Mbit primary Flash memory is the main
memory of the PSD. It is divided into 8 equally-
sized sectors that are individually selectable.
The 256 Kbit secondary Flash memory is divided
into 4 equally-sized sectors. Each sector is individ-
ually selectable.
The 64 Kbit SRAM is intended for use as a
scratch-pad memory or as an extension to the
MCU SRAM. If an external battery is connected to
the PSD’s Voltage Stand-by (VSTBY, PE6) signal,
data is retained in the event of power failure.
Each memory block can be located in a different
address space as defined by the user. The access
times for all memory types includes the address
latching and DPLD decoding time.
PLDs
The device contains two PLD blocks, the Decode
PLD (DPLD) and the Complex PLD (CPLD), as
shown in Table 2, each optimized for a different
function. The functional partitioning of the PLDs
reduces power consumption, optimizes cost/per-
formance, and eases design entry.
The DPLD is used to decode addresses and to
generate Sector Select signals for the PSD inter-
nal memory and registers. The DPLD has combi-
natorial outputs, while the CPLD can implement
more general user-defined logic functions. The
CPLD has 16 Output Macrocells (OMC) and 8
combinatorial outputs. The PSD also has 24 Input
Macrocells (IMC) that can be configured as inputs
to the PLDs. The PLDs receive their inputs from
the PLD Input Bus and are differentiated by their
output destinations, number of product terms, and
Macrocells.
The PLDs consume minimal power. The speed
and power consumption of the PLD is controlled
by the Turbo bit in PMMR0 and other bits in
PMMR2. These registers are set by the MCU at
run-time. There is a slight penalty to PLD propaga-
tion time when not in the Turbo mode.
I/O Ports
The PSD has 52 I/O pins divided among seven
ports (Port A, B, C, D, E, F and G). Each I/O pin
can be individually configured for different func-
tions. Ports can be configured as standard MCU I/
O ports, PLD I/O, or latched address outputs for
MCUs using multiplexed address/data buses
The JTAG pins can be enabled on Port E for In-
System Programming (ISP).
Table 2. PLD I/O
MCU Bus Interface
The PSD easily interfaces easily with most 16-bit
MCUs, either with multiplexed or non-multiplexed
address/data buses. The device is configured to
respond to the MCU’s control pins, which are also
used as inputs to the PLDs.
ISP via JTAG Port
In-System Programming (ISP) can be performed
through the JTAG signals on Port E. This serial in-
terface allows complete programming of the entire
PSD device. A blank device can be completely
programmed. The JTAG signals (TMS, TCK,
TSTAT, TERR, TDI, TDO) can be multiplexed with
other functions on Port E. Table 3 indicates the
JTAG pin assignments.
In-System Programming (ISP)
Using the JTAG signals on Port E, the entire PSD
device (memory, logic, configuration) can be pro-
grammed or erased without the use of the MCU.
Table 3. JTAG SIgnals on Port E
In-Application Programming (IAP)
The primary Flash memory can also be pro-
grammed, or re-programmed, in-system by the
MCU executing the programming algorithms out of
the secondary Flash memory, or SRAM. The sec-
ondary Flash memory can be programmed the
same way by executing out of the primary Flash
memory. Table 4 indicates which programming
methods can program different functional blocks
of the PSD.
Name
Inputs
Outputs
Product
Terms
Decode PLD (DPLD)
82
17
43
Complex PLD (CPLD)
82
24
150
Port E Pins
JTAG Signal
PE0
TMS
PE1
TCK
PE2
TDI
PE3
TDO
PE4
TSTAT
PE5
TERR


Similar Part No. - PSD4235G3-70UI

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
PSD4235G3-70UI STMICROELECTRONICS-PSD4235G3-70UI Datasheet
503Kb / 93P
   Flash In-System-Programmable Peripherals for 16-Bit MCUs
More results

Similar Description - PSD4235G3-70UI

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
PSD4256G6V STMICROELECTRONICS-PSD4256G6V Datasheet
756Kb / 100P
   Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD813F1 STMICROELECTRONICS-PSD813F1 Datasheet
1Mb / 110P
   Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F2 STMICROELECTRONICS-PSD813F2 Datasheet
1Mb / 110P
   Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
June 2004
PSD4235G2V STMICROELECTRONICS-PSD4235G2V_09 Datasheet
917Kb / 124P
   Flash in-system programmable (ISP) peripherals for 16-bit MCUs (3.3 V supply)
PSD813F2 STMICROELECTRONICS-PSD813F2 Datasheet
1Mb / 103P
   Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1-A STMICROELECTRONICS-PSD813F1-A Datasheet
563Kb / 120P
   Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913F2 STMICROELECTRONICS-PSD913F2 Datasheet
476Kb / 94P
   Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD4135G2 STMICROELECTRONICS-PSD4135G2 Datasheet
503Kb / 93P
   Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD813F1V STMICROELECTRONICS-PSD813F1V Datasheet
1Mb / 110P
   Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 3.3V
PSD813F2V STMICROELECTRONICS-PSD813F2V_09 Datasheet
914Kb / 109P
   Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 3.3 V
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com