Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

STPC4EDBI Datasheet(PDF) 36 Page - STMicroelectronics

Part No. STPC4EDBI
Description  X86 Core PC Compatible Information Appliance System-on-Chip
Download  93 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPC4EDBI Datasheet(HTML) 36 Page - STMicroelectronics

Back Button STPC4EDBI Datasheet HTML 32Page - STMicroelectronics STPC4EDBI Datasheet HTML 33Page - STMicroelectronics STPC4EDBI Datasheet HTML 34Page - STMicroelectronics STPC4EDBI Datasheet HTML 35Page - STMicroelectronics STPC4EDBI Datasheet HTML 36Page - STMicroelectronics STPC4EDBI Datasheet HTML 37Page - STMicroelectronics STPC4EDBI Datasheet HTML 38Page - STMicroelectronics STPC4EDBI Datasheet HTML 39Page - STMicroelectronics STPC4EDBI Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 93 page
background image
ELECTRICAL SPECIFICATIONS
36/93
Release 1.5 - January 29, 2002
4.5. AC CHARACTERISTICS
This section lists the AC characteristics of the
STPC interfaces including output delays, input
setup requirements, input hold requirements and
output float delays. These measurements are
based on the measurement points identified in
Figure 4-1 and Figure 4-2. The rising clock edge
reference level VREF and other reference levels
are shown in Table 4-9 below. Input or output
signals must cross these levels during testing.
Figure 4-1 shows output delay (A and B) and input
setup and hold times (C and D). Input setup and
hold times (C and D) are specified minimums,
defining the smallest acceptable sampling window
a synchronous input signal must be stable for
correct operation.
Note: Refer to Figure 4-1.
Table 4-9. Drive Level and Measurement Points for Switching Characteristics
Symbol
Value
Units
VREF
1.5
V
VIHD
2.5
V
VILD
0.0
V
Figure 4-1. Drive Level and Measurement Points for Switching Characteristics
CLK:
VRef
VILD
VIHD
Tx
LEGEND:
A - Maximum Output Delay Specification
B - Minimum Output Delay Specification
C - Minimum Input Setup Specification
D - Minimum Input Hold Specification
VRef
Valid
Valid
Valid
OUTPUTS:
INPUTS:
Output n
Output n+1
Input
MAX
MIN
A
B
CD
VRef
VILD
VIHD


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn