Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

STPC4EDBI Datasheet(PDF) 88 Page - STMicroelectronics

Description  X86 Core PC Compatible Information Appliance System-on-Chip
Download  93 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPC4EDBI Datasheet(HTML) 88 Page - STMicroelectronics

Back Button STPC4EDBI Datasheet HTML 84Page - STMicroelectronics STPC4EDBI Datasheet HTML 85Page - STMicroelectronics STPC4EDBI Datasheet HTML 86Page - STMicroelectronics STPC4EDBI Datasheet HTML 87Page - STMicroelectronics STPC4EDBI Datasheet HTML 88Page - STMicroelectronics STPC4EDBI Datasheet HTML 89Page - STMicroelectronics STPC4EDBI Datasheet HTML 90Page - STMicroelectronics STPC4EDBI Datasheet HTML 91Page - STMicroelectronics STPC4EDBI Datasheet HTML 92Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 93 page
background image
Release 1.5 - January 29, 2002
In order to bring a STPC-based board to life with
the best efficiency, it is recommended to follow the
check-list described in this section.
In parallel with the assembly process, it is useful to
get a bare PCB to check the potential short-
circuits between the various power and ground
planes. This test is also recommended when the
first boards are back from assembly. This will
avoid bad surprises in case of a short-circuit due
to a bad soldering.
When the system is powered, all power supplies,
including the PLL power pins must be checked to
be sure the right level is present. See Table 4-2 for
the exact supported voltage range:
VDD_xxxPLL: 2.5V
VDD: 3.3V
6.5.2. BOOT SEQUENCE Reset input
The checking of the reset sequence is the next
step. The waveform of SYSRSTI# must complies
with the timings described in Figure 4-3. This
signal must not have glitches and must stay low
until the 14.31818MHz output (OSC14M) is at the
stabilized to a valid configuration.
In case this clock is not present, check the 14MHz
oscillator stage (see Figure 6-3). Strap options
The STPC has been designed in a way to allow
configurations for test purpose that differs from the
functional configuration. In many cases, the
troubleshootings at this stage of the debug are the
resulting of bad strap options. This is why it is
mandatory to check they are properly setup and
sampled during the boot sequence.
The list of all the strap options is summarized at
the beginning of Section 3. Clocks
Once OSC14M is checked and correct, the next
signals to measure are the Host clock (HCLK),
PCI clocks (PCI_CLKO, PCI_CLKI) and Memory
clock (MCLKO, MCLKI).
HCLK must run at the speed defined by the
corresponding strap options (see Table 3-1) and
must not be more than 100MHz. In x2 CPU clock
mode, this clock must be limited to 66MHz.
PCI_CLKI and PCI_CLKO must be connected as
described in Figure 6-19 and not be higher than
33MHz. Their speed depends on HCLK and on
the divider ratio defined by the MD[4] and MD[17]
strap options as described in Section 3.
To ensure a correct behaviour of the device, the
PCI deskewing logic must be configured properly
by the MD[7:6] strap options according to Section
3. For timings constraints, refers to Section 4.
MCLKI and MCLKO must be connected as
described in Figure 6-3 to Figure 6-5 depending
on the SDRAM implementation. The memory
synchronous mode and must not be higher than
100MHz in any case. Reset output
If SYSRSTI# and all clocks are correct, then the
SYSRSTO# output signal should behave as
described in Figure 4-3.
6.5.3. ISA MODE
Prior to check the ISA bus control signals,
must be running properly. If it is not the case, it is
probably because one of the previous steps has
not been completed. First code fetches
When booting on the ISA bus, the two key signals
to check at the very beginning are RMRTCCS#
and FRAME#.
The first one is a Chip Select for the boot flash
and is multiplexed with the IDE interface. It should
toggle together with ISAOE# and MEMRD# to
fetch the first 16 bytes of code. This corresponds
to the loading of the first line of the CPU cache.
In case RMRTCCS# does not toggle, it is then
necessary to check the PCI FRAME# signal.
Indeed the ISA controller is part of the South
Bridge and all ISA bus cycles are visible on the
PCI bus.
If there is no activity on the PCI bus, then one of
the previous steps has not been checked properly.
If there is activity then there must be something
conflicting on the ISA bus or on the PCI bus. Boot Flash size
The ISA bus supports 8-bit and 16-bit memory
devices. In case of a 16-bit boot flash, the signal

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn