TRF3762-EIRHAR datasheet(11/33 Pages) TI

Part #	TRF3762-EIRHAR

Description	INTEGER-N PLL WITH INTEGRATED VCO

Download	33 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

11 / 33 page

TRF3762

www.ti.com ....................................................................................................................................................... SLWS205A – JANUARY 2008 – REVISED MAY 2008

Table 1. Register 1: Device Setup

REGISTER 1 MAPPING

Data Field

DB31

FULL_CAL_REQ

This is a read only bit, that indicates if a

0 power-up cal is not required

power-up cal is required

1 power-up cal is required

DB30

CP_TEST

TI internal use only

1 test enabled

DB29

TRIS_CP

High-impedance state charge pump

1 CP high-impedance state

output

0 for normal operation

DB28

PFD_POL

Selects Polarity of PFD, should match

0 negative

polarity of VCO gain. If using external

1 positive

VCO with Negative gain then set to 0

and vise versa. The internal VCO has

positive gain so set to positive(1)

DB27

ABPW1

ABPW<1,0>: anti-backlash pulse width

00 1.5ns delay

01 0.9ns delay

10 3.8ns delay

11 2.7ns delay

DB26

ABPW0

DB25

RDIV_13

14-bit reference clock divider

RDIV<13,0>:00...01: divide by 1

RDIV<13,0>:00...10: divide by 2

DB24

RDIV_12

RDIV<13,0>:00...11: divide by 3

DB23

RDIV_11

DB22

RDIV_10

DB21

RDIV_9

DB20

RDIV_8

DB19

RDIV_7

DB18

RDIV_6

DB17

RDIV_5

DB16

RDIV_4

DB15

RDIV_3

DB14

RDIV_2

DB13

RDIV_1

DB12

RDIV_0

DB11

PD_BUFOUT

If DB10 = 0 then it controls power down

<DB10:11>:

of output buffer

00 default; output buffer on

01 output buffer off

1x output buffer on/off controlled by

OUTBUF_EN pin

DB10

OUTBUF_EN_SEL

Select Output Buffer enable control:

0 internal

1 through OUTBUF_EN pin

DB9

OUT_MODE_1

OUTBUFMODE<1,0>: Selection of RF

00 divide by 1

output buffer division ratio

01 divide by 2

DB8

OUT_MODE_0

10 divide by 4

DB7

ICP2

ICP<2,0>: select charge pump current

(1 mA step). From 1.4mA to 11.2mA

DB6

ICP1

with Rbias set to 2.37K

Ω.

DB5

ICP0

DB4

RESET

Registers reset

1 high

0 low for normal operation

Address

DB3

Address Bits <3,0>=0000 for register 1

Bits

DB2

DB1

DB0

Submit Documentation Feedback

11

Product Folder Link(s): TRF3762

Similar Part No. - TRF3762-EIRHAR

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TRF3761	443Kb / 18P	[Old version datasheet] INTEGER-N PLL WITH INTEGRATED VCO
	TRF3761	1Mb / 56P	[Old version datasheet] INTEGER-N PLL WITH INTEGRATED VCO
	TRF3761	1Mb / 57P	[Old version datasheet] Integer-N PLL with Integrated VCO
	TRF3761-A	1Mb / 56P	[Old version datasheet] INTEGER-N PLL WITH INTEGRATED VCO
	TRF3761-A	1Mb / 57P	[Old version datasheet] Integer-N PLL with Integrated VCO

More results

Similar Description - TRF3762-EIRHAR

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TRF3761	443Kb / 18P	[Old version datasheet] INTEGER-N PLL WITH INTEGRATED VCO
	TRF3761	1Mb / 56P	[Old version datasheet] INTEGER-N PLL WITH INTEGRATED VCO
	TRF3761	1Mb / 57P	[Old version datasheet] Integer-N PLL with Integrated VCO
	TRF3765	1Mb / 52P	[Old version datasheet] Integer-N/Fractional-N PLL With Integrated VCO
	TRF3765	1Mb / 51P	[Old version datasheet] Integer-N/Fractional-N PLL with Integrated VCO
Skyworks Solutions Inc.	SKY73208-11	1Mb / 17P	350-5000 MHz Wideband Receive Mixer with Integrated Integer-N PLL and VCO
Analog Devices	HMC837LP6CE	777Kb / 12P	FRACTIONAL-N PLL WITH INTEGRATED VCO
	HMC807LP6CE	1Mb / 14P	FRACTIONAL-N PLL WITH INTEGRATED VCO
	HMC828LP6CE	676Kb / 10P	FRACTIONAL-N PLL WITH INTEGRATED VCO
	HMC836LP6CE	680Kb / 10P	FRACTIONAL-N PLL WITH INTEGRATED VCO

More results

TRF3762-EIRHAR Datasheet(PDF) 11 Page - Texas Instruments

TRF3762-EIRHAR Datasheet(HTML) 11 Page - Texas Instruments

Similar Part No. - TRF3762-EIRHAR

Similar Description - TRF3762-EIRHAR

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL