Electronic Components Datasheet Search |
|
LA4064ZV-75TN144E Datasheet(PDF) 1 Page - Lattice Semiconductor |
|
LA4064ZV-75TN144E Datasheet(HTML) 1 Page - Lattice Semiconductor |
1 / 42 page www.latticesemi.com 1 DS1017_02.3 LA-ispMACH 4000V/Z Automotive Family 3.3V/1.8V In-System Programmable SuperFAST High Density PLDs July 2008 Data Sheet DS1017 TM © 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. Features ■ High Performance •fMAX = 168MHz maximum operating frequency •tPD = 7.5ns propagation delay • Up to four global clock pins with programmable clock polarity control • Up to 80 PTs per output ■ Ease of Design • Enhanced macrocells with individual clock, reset, preset and clock enable controls • Up to four global OE controls • Individual local OE control per I/O pin • Excellent First-Time-Fit TM and refit • Fast path, SpeedLocking TM Path, and wide-PT path • Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders ■ Zero Power (LA-ispMACH 4000Z) • Typical static current 10µA (4032Z) • 1.8V core low dynamic power • LA-ispMACH 4000Z operational down to 1.6V ■ AEC-Q100 Tested and Qualified • Automotive: -40 to 125°C ambient (TA) ■ Easy System Integration • Superior solution for power sensitive consumer applications • Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O • Operation with 3.3V (4000V) or 1.8V (4000Z) supplies • 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces • Hot-socketing • Open-drain capability • Input pull-up, pull-down or bus-keeper • Programmable output slew rate • 3.3V PCI compatible • IEEE 1149.1 boundary scan testable • 3.3V/2.5V/1.8V In-System Programmable (ISP™) using IEEE 1532 compliant interface • I/O pins with fast setup path • Lead-free (RoHS) package Introduction The high performance LA-ispMACH 4000V/Z automo- tive family from Lattice offers a SuperFAST CPLD solu- tion that is tested and qualified to the AEC-Q100 standard. The family is a blend of Lattice’s two most popular architectures: the ispLSI ® 2000 and ispMACH 4A. Retaining the best of both families, the LA-ispMACH 4000V/Z architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family. The LA-ispMACH 4000V/Z automotive family combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First- Time-Fit, timing predictability, routing, pin-out retention and density migration. Table 1. LA-ispMACH 4000V Automotive Family Selection Guide LA-ispMACH 4032V LA-ispMACH 4064V LA-ispMACH 4128V Macrocells 32 64 128 I/O + Dedicated Inputs 30+2/32+4 30+2/32+4/64+10 64+10/92+4/96+4 tPD (ns) 7.5 7.5 7.5 tS (ns) 4.5 4.5 4.5 tCO (ns) 4.5 4.5 4.5 fMAX (MHz) 168 168 168 Supply Voltage (V) 3.3V 3.3V 3.3V Pins/Package 44-pin Lead-Free TQFP 48-pin Lead-Free TQFP 44-pin Lead-Free TQFP 48-pin Lead-Free TQFP 100-pin Lead-Free TQFP 100-pin Lead-Free TQFP 128-pin Lead-Free TQFP 144-pin Lead-Free TQFP |
Similar Part No. - LA4064ZV-75TN144E |
|
Similar Description - LA4064ZV-75TN144E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |