Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ORT8850L-1BMN680C Datasheet(PDF) 5 Page - Lattice Semiconductor

Part # ORT8850L-1BMN680C
Description  Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
Download  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORT8850L-1BMN680C Datasheet(HTML) 5 Page - Lattice Semiconductor

  ORT8850L-1BMN680C Datasheet HTML 1Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 2Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 3Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 4Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 5Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 6Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 7Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 8Page - Lattice Semiconductor ORT8850L-1BMN680C Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 105 page
background image
Lattice Semiconductor
ORCA ORT8850 Data Sheet
5
• New 200 MHz embedded quad-port RAM blocks, two read ports, two write ports, and two sets of byte lane
enables. Each embedded RAM block can be configured as:
– One—512 x 18 (quad-port, two read/two write) with optional built-in arbitration.
– One—256 x 36 (dual-port, one read/one write).
– One—1K x 9 (dual-port, one read/one write).
– Two—512 x 9 (dual-port, one read/one write for each).
– Two RAM with arbitrary number of words whose sum is 512 or less by 18 (dual-port, one read/one write).
– Supports joining of RAM blocks.
– Two 16 x 8-bit Content Addressable Memory (CAM) support.
– FIFO 512 x 18, 256 x 36, 1K x 9, or dual 512 x 9.
– Constant multiply (8 x 16 or 16 x 8).
– Dual variable multiply (8 x 8).
• Embedded 32-bit internal system bus plus 4-bit parity interconnects FPGA logic, MicroProcessor Interface (MPI),
embedded RAM blocks, and embedded backplane transceiver blocks with 100 MHz bus performance. Included
are built-in system registers that act as the control and status center for the device.
• Built-in testability:
– Full boundary scan (
IEEE 1149.1 and Draft 1149.2 JTAG).
– Programming and readback through boundary scan port compliant to
IEEE Draft 1532:D1.7.
– TS_ALL testability function to 3-state all I/O pins.
– New temperature-sensing diode.
• Cycle stealing capability allows a typical 15% to 40% internal speed improvement after final place and route. This
feature also supports compliance with many setup/hold and clock to out I/O specifications and may provide
reduced ground bounce for output buses by allowing flexible delays of switching output buffers.
Programmable Logic System Features
• PCI local bus compliant for FPGA I/Os.
• Improved
PowerPC/Power QUICC MPC860 and PowerPC II MPC8260 high-speed synchronous MicroProcessor
Interface can be used for configuration, readback, device control, and device status, as well as for a general-pur-
pose interface to the FPGA logic, RAMs, and embedded backplane transceiver blocks. Glueless interface to syn-
chronous
PowerPC processors with user-configurable address space provided.
• New embedded
AMBAspecification 2.0 AHB system bus (ARM
® processor) facilitates communication among
the MicroProcessor Interface, configuration logic, embedded block RAM, FPGA logic, and backplane transceiver
logic.
•New network PLLs meet ITU-T G.811 specifications and provide clock conditioning for DS-1/E-1 and STS-
3/STM-1 applications.
• Variable size bused readback of configuration data capability with the built-in MicroProcessor Interface and sys-
tem bus.
• Internal, 3-state, and bidirectional buses with simple control provided by the SLIC.
• New clock routing structures for global and local clocking significantly increases speed and reduces skew (<200
ps for OR4E04).
• New local clock routing structures allow creation of localized clock trees.
• Two new edge clock routing structures allow up to six high-speed clocks on each edge of the device for improved
setup/hold and clock-to-out performance.
• New Double-Data Rate (DDR) and Zero-Bus Turn-around (ZBT) memory interfaces support the latest high-
speed memory interfaces.
• New 2x/4x uplink and downlink I/O capabilities interface high-speed external I/Os to reduced speed internal
logic.


Similar Part No. - ORT8850L-1BMN680C

ManufacturerPart #DatasheetDescription
logo
Agere Systems
ORT8850L AGERE-ORT8850L Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
More results

Similar Description - ORT8850L-1BMN680C

ManufacturerPart #DatasheetDescription
logo
Agere Systems
ORT8850 AGERE-ORT8850 Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT4622 AGERE-ORT4622 Datasheet
1Mb / 90P
   Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
OR3TP12 AGERE-OR3TP12 Datasheet
2Mb / 128P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR3LP26B AGERE-OR3LP26B Datasheet
5Mb / 184P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
DNC3X3125 AGERE-DNC3X3125 Datasheet
460Kb / 32P
   DNC3X3125 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3625 AGERE-DNC3X3625 Datasheet
464Kb / 32P
   Hex 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3825 AGERE-DNC3X3825 Datasheet
465Kb / 32P
   Octal 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3425 AGERE-DNC3X3425 Datasheet
757Kb / 32P
   DNC3X3425 Quad 10/100 Mbits/s Ethernet Transceiver Macrocell
logo
SMSC Corporation
EVB-USB2514Q36-BAS SMSC-EVB-USB2514Q36-BAS Datasheet
269Kb / 6P
   Hi-Speed (480 Mbits/s), Full-Speed (12 Mbits/s), and Low-Speed (1.5 Mbits/s) compatible
EVB-USB2517 SMSC-EVB-USB2517 Datasheet
499Kb / 6P
   Hi-Speed (480 Mbits/s), Full-Speed (12 Mbits/s), and Low-Speed (1.5 Mbits/s) compatible
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com