Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ORT82G5-1F680I Datasheet(PDF) 9 Page - Lattice Semiconductor

Part # ORT82G5-1F680I
Description  0.6 to 3.7 Gbps XAUI and FC FPSCs
Download  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORT82G5-1F680I Datasheet(HTML) 9 Page - Lattice Semiconductor

Back Button ORT82G5-1F680I Datasheet HTML 5Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 6Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 7Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 8Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 9Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 10Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 11Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 12Page - Lattice Semiconductor ORT82G5-1F680I Datasheet HTML 13Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 119 page
background image
Lattice Semiconductor
ORCA ORT42G5 and ORT82G5 Data Sheet
9
signals coming on-chip. It may also be used to demultiplex an input signal, such as a multiplexed address/data sig-
nal, and register the signals without explicitly building a demultiplexer with a PFU.
On the output side of each PIO, an output from the PLC array can be routed to each output Flip-Flop, and logic can
be associated with each I/O pad. The output logic associated with each pad allows for multiplexing of output signals
and other functions of two output signals.
The output FF, in combination with output signal multiplexing, is particularly useful for registering address signals to
be multiplexed with data, allowing a full clock cycle for the data to propagate to the output. The output buffer signal
can be inverted, and the 3-state control can be made active-high, active-low, or always enabled. In addition, this 3-
state signal can be registered or nonregistered.
The Series 4 I/O logic has been enhanced to include modes for speed uplink and downlink capabilities. These
modes are supported through shift register logic, which divides down incoming data rates or multiplies up outgoing
data rates. This new logic block also supports high-speed DDR mode requirements where data is clocked into and
out of the I/O buffers on both edges of the clock.
The new programmable I/O cell allows designers to select I/Os which meet many new communication standards
permitting the device to hook up directly without any external interface translation. They support traditional FPGA
standards as well as high-speed, single-ended, and differential-pair signaling. Based on a programmable, bank-ori-
ented I/O ring architecture, designs can be implemented using 3.3V, 2.5V, 1.8V, and 1.5V referenced output levels.
Routing
The abundant routing resources of the Series 4 architecture are organized to route signals individually or as buses
with related control signals. Both local and global signals utilize high-speed buffered and nonbuffered routes. One
PLC segmented (x1), six PLC segmented (x6), and bused half chip (xHL) routes are patterned together to provide
high connectivity with fast software routing times and high-speed system performance.
Eight fully distributed primary clocks are routed on a low-skew, high-speed distribution network and may be
sourced from dedicated I/O pads, PLLs, or the PLC logic. Secondary and edge-clock routing is available for fast
regional clock or control signal routing for both internal regions and on device edges. Secondary clock routing can
be sourced from any I/O pin, PLLs, or the PLC logic.
The improved routing resources offer great flexibility in moving signals to and from the logic core. This flexibility
translates into an improved capability to route designs at the required speeds when the I/O signals have been
locked to specific pins.
System-Level Features
The Series 4 also provides system-level functionality by means of its microprocessor interface, Embedded System
Bus, block-port Embedded Block RAMs, universal programmable Phase-Locked Loops, and the addition of highly
tuned networking specific Phase-locked Loops. These functional blocks allow for easy glueless system interfacing
and the capability to adjust to varying conditions in today’s high-speed networking systems.
Microprocessor Interface
The MPI provides a glueless interface between the FPGA and PowerPC microprocessors. Programmable in 8-, 16,
and 32-bit interfaces with optional parity to the Motorola
® PowerPC 860 bus, it can be used for configuration and
readback, as well as for FPGA control and monitoring of FPGA status. All MPI transactions utilize the Series 4
Embedded System Bus at 66 MHz performance.
A system-level microprocessor interface to the FPGA user-defined logic following configuration, through the system
bus, including access to the Embedded Block RAM and general user-logic, is provided by the MPI. The MPI sup-
ports burst data read and write transfers, allowing short, uneven transmission of data through the interface by
including data FIFOs. Transfer accesses can be single beat (1 x 4 bytes or less), 4-beat (4 x 4 bytes), 8-beat (8 x 2
bytes), or 16-beat (16 x 1 bytes).


Similar Part No. - ORT82G5-1F680I

ManufacturerPart #DatasheetDescription
logo
Agere Systems
ORT82G5 AGERE-ORT82G5 Datasheet
1Mb / 92P
   ORCA ORT82G5 1.0.1-25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC
More results

Similar Description - ORT82G5-1F680I

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
ORSO42G5 LATTICE-ORSO42G5 Datasheet
1Mb / 153P
   0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
logo
Texas Instruments
TLK1501 TI-TLK1501 Datasheet
407Kb / 26P
[Old version datasheet]   0.6 TO 1.5 GBPS TRANCEIVER
TLK1501 TI1-TLK1501_12 Datasheet
1,004Kb / 32P
[Old version datasheet]   0.6 TO 1.5 GBPS TRANSCEIVER
TLK3114SA TI1-TLK3114SA_13 Datasheet
317Kb / 66P
[Old version datasheet]   10-Gbps XAUI Transceiver
TLK3114SA TI1-TLK3114SA Datasheet
328Kb / 68P
[Old version datasheet]   10-Gbps Xaui Transceiver
TLK3114SC TI1-TLK3114SC Datasheet
368Kb / 68P
[Old version datasheet]   10-Gbps XAUI Transceiver
logo
Vitesse Semiconductor C...
VSC7281 VITESSE-VSC7281 Datasheet
436Kb / 2P
   Dual XAUI - Single XGMII Quad 0.95 Gbps to 3.25 Gbps Transceiver
logo
Texas Instruments
TLK4015 TI-TLK4015 Datasheet
350Kb / 24P
[Old version datasheet]   QUAD 0.6 TO 1.5 Gbps TRANSCEIVER
TLK4015 TI1-TLK4015_09 Datasheet
437Kb / 26P
[Old version datasheet]   QUAB 0.6 to 1.5 Gbps TRANSCEIVER
logo
Vitesse Semiconductor C...
VSC7280 VITESSE-VSC7280 Datasheet
444Kb / 2P
   Dual XAUI - Dual XGMII Octal 0.95 Gbps to 3.25 Gbps Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com