Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

OR4E04-2BM416C Datasheet(PDF) 10 Page - Lattice Semiconductor

Part # OR4E04-2BM416C
Description  ORCASeries 4 FPGAs
Download  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

OR4E04-2BM416C Datasheet(HTML) 10 Page - Lattice Semiconductor

Back Button OR4E04-2BM416C Datasheet HTML 6Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 7Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 8Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 9Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 10Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 11Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 12Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 13Page - Lattice Semiconductor OR4E04-2BM416C Datasheet HTML 14Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 152 page
background image
10
Lattice Semiconductor
Data Sheet
May, 2006
ORCA Series 4 FPGAs
Programmable Logic Cells (continued)
Look-Up Table Operating Modes
The operating mode affects the functionality of the PFU input and output ports and internal PFU routing. For exam-
ple, in some operating modes, the DIN[7:0] inputs are direct data inputs to the PFU latches/FFs. In memory mode,
the same DIN[7:0] inputs are used as a 4-bit write data input bus and a 4-bit write address input bus into LUT
memory.
Table 2 lists the basic operating modes of the LUT. Figure 4—Figure 7 show block diagrams of the LUT operating
modes. The accompanying descriptions demonstrate each mode’s use for generating logic.
Table 2. Look-Up Table Operating Modes
PFU Control Inputs
Each PFU has eight routable control inputs and an active-low, asynchronous global set/reset (GSRN) signal that
affects all latches and FFs in the device. The eight control inputs are CLK[1:0], LSR[1:0], CE[1:0], and SEL[1:0],
and their functionality for each logic mode of the PFU is shown in Table 3. The clock signal to the PFU is CLK, CE
stands for clock enable, which is its primary function. LSR is the local set/reset signal that can be configured as
synchronous or asynchronous. The selection of set or reset is made for each latch/FF and is not a function of the
signal itself. SEL is used to dynamically select between direct PFU input and LUT output data as the input to
the latches/FFs.
All of the control signals can be disabled and/or inverted via the configuration logic. A disabled clock enable
indicates that the clock is always enabled. A disabled LSR indicates that the latch/FF never sets/resets (except
from GSRN). A disabled SEL input indicates that DIN[7:0] PFU inputs are routed to the latches/FFs.
Table 3. Control Input Functionality
Mode
Function
Logic
4-, 5-, and 6-input LUTs; softwired LUTs; latches/FFs with direct input or LUT input; CIN as direct
input to ninth FF or as pass through to COUT.
Half Logic/
Half Ripple
Upper four LUTs and latches/FFs in logic mode; lower four LUTs and latches/FFs in ripple mode;
CIN and ninth FF for logic or ripple functions.
Ripple
All LUTs combined to perform ripple-through data functions. Eight LUT registers available for
direct-in use or to register ripple output. Ninth FF dedicated to ripple out, if used. The submodes of
ripple mode are adder/subtractor, counter, multiplier, and comparator.
Memory
All LUTs and latches/FFs used to create a 32x4 synchronous dual-port RAM. Can be used as
single-port or as ROM.
Mode
CLK
[1:0]
LSR
[1:0]
CE
[1:0]
SEL
[1:0]
Logic
CLK to all latches/
FFs
LSR to all latches/FFs,
enabled per nibble and
for ninth FF
CE to all latches/FFs,
selectable per nibble
and for ninth FF
Select between LUT
input and direct input for
eight latches/FFs
Half Logic/
Half Ripple
CLK to all latches/
FFs
LSR to all latches/FF,
enabled per nibble and
for ninth FF
CE to all latches/FFs,
selectable per nibble
and for ninth FF
Select between LUT
input and direct input for
eight latches/FFs
Ripple
CLK to all latches/
FFs
LSR to all latches/FFs,
enabled per nibble and
for ninth FF
CE to all latches/FFs,
selectable per nibble
and for ninth FF
Select between LUT
input and direct input for
eight latches/FFs
Memory
(RAM)
CLK to RAM
LSR0 Port enable 2
CE1 RAM write enable
CE0 Port enable 1
Not used
Memory
(ROM)
Optional for
synchronous outputs
Not used
Not used
Not used


Similar Part No. - OR4E04-2BM416C

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR4E10 AGERE-OR4E10 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
OR4E2 AGERE-OR4E2 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
OR4E4 AGERE-OR4E4 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
OR4E6 AGERE-OR4E6 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
More results

Similar Description - OR4E04-2BM416C

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
A1010B-PQ100C ACTEL-A1010B-PQ100C Datasheet
1Mb / 98P
   HiRel FPGAs
A32100DX ACTEL-A32100DX Datasheet
1Mb / 98P
   HiRel FPGAs
A1010B-1PL68C ACTEL-A1010B-1PL68C Datasheet
1Mb / 98P
   HiRel FPGAs
A1010B-PLG68C ACTEL-A1010B-PLG68C Datasheet
1Mb / 98P
   HiRel FPGAs
A14100A-1CQ256B ACTEL-A14100A-1CQ256B Datasheet
1Mb / 98P
   HiRel FPGAs
A1020B-2PLG44I ACTEL-A1020B-2PLG44I Datasheet
1Mb / 98P
   HiRel FPGAs
A1020B-PG84M ACTEL-A1020B-PG84M Datasheet
1Mb / 98P
   HiRel FPGAs
A1020B-PL68C ACTEL-A1020B-PL68C Datasheet
1Mb / 98P
   HiRel FPGAs
logo
List of Unclassifed Man...
A54SX16 ETC1-A54SX16 Datasheet
415Kb / 57P
   54SX Family FPGAs
logo
Actel Corporation
A54SX08 ACTEL-A54SX08 Datasheet
503Kb / 64P
   SX Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com