 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ORT8850 Datasheet(PDF) 81 Page - Lattice Semiconductor |
|
||||||||||||||||||||||||||||||
ORT8850 Datasheet(HTML) 81 Page - Lattice Semiconductor |
|
|
81 / 105 page  Lattice Semiconductor ORCA ORT8850 Data Sheet 81 Package Information Table 34 summarizes the programmable I/O clock and power pins available to the ORT8850 devices. Table 34. ORT8850 IO and Power Pin Summary There are some incompatibilities between the ORT8850H and ORT8850L due to the fact that the ORT8850L is a much smaller array and hence does not provide as many programmable IOs (PIOs). In order to allow pin-for-pin compatible board layouts that can accommodate either device, key compatibility issues include the following: • Unused Pins Table 35 shows a list of bonded ORT8850H PIOs that are unused in the ORT8850L. As shown in the table, there are 19 balls that are not available in the ORT8850L, but are available in the ORT8850H. These user I/Os should not be used if an ORT8850L will be used. • Shared Control Signals on I/O Registers. The ORCA Series 4 architecture shares clock and control signals between two adjacent I/O pads. If I/O registers are used, incompatibilities may arise between ORT8850L and ORT8850H when different clock or control signals are needed on adjacent package pins. This is because one device may allow independent clock or control signals on these adjacent pins, while the other may force them to be the same. There are two ways to avoid this issue. – Always keep an open bonded pin (non-bonded pins for the ORT8850L do not count) between pins that require different clock or control signals. Note that this open pin can be used to connect signals that do not require the use of I/O registers to meet timing. – Place and route the design in both the ORT8850H and ORT8850L to verify both produce valid designs. Note that this method guarantees the current design, but does not necessarily guard against issues that can occur when design changes are made that affect I/O registers. – 2X/4X I/O Shift Registers. If 2X I/O shift registers or 4X I/O shift registers are used in the design, this may cause incompatibilities between the ORT880L and ORT8850H because only the A and C I/Os in a PIC sup- port 2X I/O shift registers and only A I/Os supports 4X I/O shift register mode. A and C I/Os are shown in the following pinout tables under the I/O pad columns as those ending in A or C. • Edge Clock Input Pins. The input buffers for fast edge clocks are only available at the C I/O pad. The C I/Os are shown in the following pinout tables under the I/O pad columns as those ending in C. I/O or Power Type ORT8850L ORT8850H User I/O Single Ended 278 297 User I/O Differential Pairs (LVDS, LVPECL) 129 129 Configuration 7 7 Dedicated Function 3 3 VDD15 48 48 VDD33 28 28 VDDIO 38 38 Vss 89 89 Single-Ended/Differential I/O per Bank Bank 0 64/32 68/32 Bank 1 47/20 47/20 Bank 2 ASIC I/O ASIC I/O Bank 3 ASIC I/O ASIC I/O Bank 4 ASIC I/O ASIC I/O Bank 5 44/18 44/18 Bank 6 76/32 76/32 Bank 7 55/27 62/27 |
Similar Part No. - ORT8850 |
|
Similar Description - ORT8850 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
