Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ORT8850 Datasheet(PDF) 4 Page - Lattice Semiconductor

Part # ORT8850
Description  Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
Download  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORT8850 Datasheet(HTML) 4 Page - Lattice Semiconductor

  ORT8850 Datasheet HTML 1Page - Lattice Semiconductor ORT8850 Datasheet HTML 2Page - Lattice Semiconductor ORT8850 Datasheet HTML 3Page - Lattice Semiconductor ORT8850 Datasheet HTML 4Page - Lattice Semiconductor ORT8850 Datasheet HTML 5Page - Lattice Semiconductor ORT8850 Datasheet HTML 6Page - Lattice Semiconductor ORT8850 Datasheet HTML 7Page - Lattice Semiconductor ORT8850 Datasheet HTML 8Page - Lattice Semiconductor ORT8850 Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 105 page
background image
Lattice Semiconductor
ORCA ORT8850 Data Sheet
4
FPGA Features
• High-performance platform design:
– 0.16 µm 7-level metal technology.
– Internal performance of >250 MHz.
– Over 600K FPGA system gates (ORT8850H).
– Meets multiple I/O interface standards.
– 1.5 V operation (30% less power than 1.8 V operation) translates to greater performance.
• Traditional I/O selections:
– LVTTL (3.3V) and LVCMOS (2.5 V and 1.8 V) I/Os.
– Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance.
– Individually programmable drive capability: 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA
sink/3 mA source.
– Two slew rates supported (fast and slew-limited).
– Fast-capture input latch and input flip-flop/latch for reduced input setup time and zero hold time.
– Fast open-drain drive capability.
– Capability to register 3-state enable signal.
– Off-chip clock drive capability.
– Two-input function generator in output path.
• New programmable high-speed I/O:
– Single-ended: GTL, GTL+, PECL, SSTL3/2 (class I & II), HSTL (Class I, III, IV), ZBT, and DDR.
– Double-ended: LVDS, bused-LVDS, LVPECL.
– LVDS include optional on-chip termination resistor per I/O and on-chip reference generation.
• New capability to (de)multiplex I/O signals:
– New Double-Data Rate (DDR) on both input and output at rates up to 350 MHz (700 Mbits/s effective rate).
– New 2x and 4x downlink and uplink capability per I/O (i.e., 50 MHz internal to 200 MHz I/O).
• Enhanced twin-quad Programmable Function Unit (PFU):
– Eight 16-bit Look-Up Tables (LUTs) per PFU.
– Nine user registers per PFU, one following each LUT, and organized to allow two nibbles to act indepen-
dently, plus one extra for arithmetic operations.
– New register control in each PFU has two independent programmable clocks, clock enables, local
SET/RESET, and data selects.
– New LUT structure allows flexible combinations of LUT4, LUT5, new LUT6, 4
→ 1 MUX, new 8 → 1 MUX,
and ripple mode arithmetic functions in the same PFU.
– 32 x 4 RAM per PFU, configurable as single- or dual-port. Create large, fast RAM/ROM blocks (128 x 8 in
only eight PFUs) using the SLIC decoders as bank drivers.
– Soft-Wired LUTs (SWL) allow fast cascading of up to three levels of LUT logic in a single PFU through fast
internal routing, which reduces routing congestion and improves speed.
– Flexible fast access to PFU inputs from routing.
– Fast-carry logic and routing to all four adjacent PFUs for nibble-wide, byte-wide, or longer arithmetic func-
tions, with the option to register the PFU carry-out.
• Abundant high-speed buffered and nonbuffered routing resources provide 2x average speed improvements over
previous architectures.
• Hierarchical routing optimized for both local and global routing with dedicated routing resources. This results in
faster routing times with predictable and efficient performance.
• SLIC provides eight 3-State Buffers, up to 10-bit decoder, and
PAL
®-like AND-OR-INVERT (AOI) in each pro-
grammable logic cell.
• Improved built-in clock management with dual-output Programmable Phase-Locked Loops (PPLLs) provide opti-
mum clock modification and conditioning for phase, frequency, and duty cycle from 15 MHz up to 420 MHz. Mul-
tiplication of the input frequency up to 64x, and division of the input frequency down to 1/64x possible.


Similar Part No. - ORT8850

ManufacturerPart #DatasheetDescription
logo
Agere Systems
ORT8850 AGERE-ORT8850 Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850H AGERE-ORT8850H Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850L AGERE-ORT8850L Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
More results

Similar Description - ORT8850

ManufacturerPart #DatasheetDescription
logo
Agere Systems
ORT8850 AGERE-ORT8850 Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT4622 AGERE-ORT4622 Datasheet
1Mb / 90P
   Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
OR3TP12 AGERE-OR3TP12 Datasheet
2Mb / 128P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR3LP26B AGERE-OR3LP26B Datasheet
5Mb / 184P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
DNC3X3125 AGERE-DNC3X3125 Datasheet
460Kb / 32P
   DNC3X3125 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3625 AGERE-DNC3X3625 Datasheet
464Kb / 32P
   Hex 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3825 AGERE-DNC3X3825 Datasheet
465Kb / 32P
   Octal 10/100 Mbits/s Ethernet Transceiver Macrocell
DNC3X3425 AGERE-DNC3X3425 Datasheet
757Kb / 32P
   DNC3X3425 Quad 10/100 Mbits/s Ethernet Transceiver Macrocell
logo
SMSC Corporation
EVB-USB2514Q36-BAS SMSC-EVB-USB2514Q36-BAS Datasheet
269Kb / 6P
   Hi-Speed (480 Mbits/s), Full-Speed (12 Mbits/s), and Low-Speed (1.5 Mbits/s) compatible
EVB-USB2517 SMSC-EVB-USB2517 Datasheet
499Kb / 6P
   Hi-Speed (480 Mbits/s), Full-Speed (12 Mbits/s), and Low-Speed (1.5 Mbits/s) compatible
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com