Electronic Components Datasheet Search |
|
LX64EBCFN1003 Datasheet(PDF) 11 Page - Lattice Semiconductor |
|
LX64EBCFN1003 Datasheet(HTML) 11 Page - Lattice Semiconductor |
11 / 72 page Lattice Semiconductor ispGDX2 Family Data Sheet 11 Figure 7. I/O Pin Connection to the sysCLOCK PLL 1 GDX Block GRP GCLK_IN PLL_RST PLL_FBK PLL_LOCK CLK_OUT From Adjacent_PLL Input Clock (M) Divider ÷ 1 to 32 -------------------- To Adjacent_PLL Clock Net GCLK_IN Input Reg/ Latch Output Reg/ Latch Delay Control Array (from selected blocks) 1. Some pins are shared. See Logic Signal Connections Table for details. Resetb (0) Programmable + Delay Programmable - Delay PLL (n) Post-scalar (V) Divider ÷ 1, 2, 4, 8, 16, 32 Feedback Divider (N) x 1 to 32 Clock (K) Divider ÷ 2, 4, 8, 16, 32 |
Similar Part No. - LX64EBCFN1003 |
|
Similar Description - LX64EBCFN1003 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |