Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HC6856WSRCC40 Datasheet(PDF) 8 Page - Honeywell Solid State Electronics Center

Part # HC6856WSRCC40
Description  32K x 8 STATIC RAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HONEYWELL [Honeywell Solid State Electronics Center]
Direct Link  http://honeywell.com/Pages/Home.aspx
Logo HONEYWELL - Honeywell Solid State Electronics Center

HC6856WSRCC40 Datasheet(HTML) 8 Page - Honeywell Solid State Electronics Center

Back Button HC6856WSRCC40 Datasheet HTML 4Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 5Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 6Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 7Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 8Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 9Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 10Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 11Page - Honeywell Solid State Electronics Center HC6856WSRCC40 Datasheet HTML 12Page - Honeywell Solid State Electronics Center  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
HC6856
8
Read Cycle
The RAM is asynchronous in operation, allowing the read
cycle to be controlled by address, chip select (NCS), or chip
enable (CE) (refer to Read Cycle timing diagram). To
perform a valid read operation, both chip select and output
enable (NOE) must be low and chip enable and write
enable (NWE) must be high. The output drivers can be
controlled independently by the NOE signal. Consecutive
read cycles can be executed with NCS held continuously
low, and with CE held continuously high.
For an address activated read cycle, NCS and CE must be
valid prior to or coincident with the activating address edge
transition(s). Any amount of toggling or skew between
address edge transitions is permissible; however, data
outputs will become valid TAVQV time following the latest
occurring address edge transition. The minimum address
activated read cycle time is TAVAV. When the RAM is
operated at the minimum address activated read cycle
time, the data outputs will remain valid on the RAM I/O until
TAXQX time following the next sequential address transi-
tion.
To control a read cycle with NCS, all addresses and CE
must be valid prior to or coincident with the enabling NCS
edge transition. Address or CE edge transitions can occur
later than the specified setup times to NCS; however, the
valid data access time will be delayed. Any address edge
transition, which occurs during the time when NCS is low,
will initiate a new read access, and data outputs will not
become valid until TAVQV time following the address edge
transition. Data outputs will enter a high impedance state
TSHQZ time following a disabling NCS edge transition.
To control a read cycle with CE, all addresses and NCS
must be valid prior to or coincident with the enabling CE
edge transition. Address or NCS edge transitions can
occur later than the specified setup times to CE; however,
the valid data access time will be delayed. Any address
edge transition which occurs during the time when CE is
high will initiate a new read access, and data outputs will
not become valid until TAVQV time following the address
edge transition. Data outputs will enter a high impedance
state TELQZ time following a disabling CE edge transition.
DYNAMIC ELECTRICAL CHARACTERISTICS
Write Cycle
The write operation is synchronous with respect to the
address bits, and control is governed by write enable
(NWE), chip select (NCS), or chip enable (CE) edge
transitions (refer to Write Cycle timing diagrams). To per-
form a write operation, both NWE and NCS must be low,
and CE must be high. Consecutive write cycles can be
performed with NWE or NCS held continuously low, or CE
held continuously high. At least one of the control signals
must transition to the opposite state between consecutive
write operations.
The write mode can be controlled via three different control
signals: NWE, NCS, and CE. All three modes of control are
similar except the NCS and CE controlled modes actually
disable the RAM during the write recovery pulse. Only the
NWE controlled mode is shown in the table and diagram on
the previous page for simplicity; however, each mode of
control provides the same write cycle timing characteris-
tics. Thus, some of the parameter names referenced below
are not shown in the write cycle table or diagram, but
indicate which control pin is in control as it switches high or
low.
To write data into the RAM, NWE and NCS must be held low
and CE must be held high for at least TWLWH/TSLSH/
TEHEL time. Any amount of edge skew between the
signals can be tolerated, and any one of the control signals
can initiate or terminate the write operation. For consecu-
tive write operations, write pulses must be separated by the
minimum specified TWHWL/TSHSL/TELEH time. Address
inputs must be valid at least TAVWL/TAVSL/TAVEH time
before the enabling NWE/NCS/CE edge transition, and
must remain valid during the entire write time. A valid data
overlap of write pulse width time of TDVWH/TDVSH/TDVEL,
and an address valid to end of write time of TAVWH/
TAVSH/TAVEL also must be provided for during the write
operation. Hold times for address inputs and data inputs
with respect to the disabling NWE/NCS/CE edge transition
must be a minimum of TWHAX/TSHAX/TELAX time and
TWHDX/TSHDX/TELDX time, respectively. The minimum
write cycle time is TAVAV.


Similar Part No. - HC6856WSRCC40

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HC68T1M2 INTERSIL-HC68T1M2 Datasheet
474Kb / 24P
   CMOS Serial Real-Time Clock With RAM and Power Sense/Control
HC68T1M2Z INTERSIL-HC68T1M2Z Datasheet
474Kb / 24P
   CMOS Serial Real-Time Clock With RAM and Power Sense/Control
logo
NXP Semiconductors
HC68VBIGRS/D NXP-HC68VBIGRS/D Datasheet
1Mb / 120P
   General Release Specification
Rev. 3.1 08/2005
More results

Similar Description - HC6856WSRCC40

ManufacturerPart #DatasheetDescription
logo
Honeywell Solid State E...
HX6256 HONEYWELL-HX6256 Datasheet
780Kb / 13P
   32K x 8 Static RAM
logo
Cypress Semiconductor
CY62256V CYPRESS-CY62256V Datasheet
316Kb / 13P
   32K x 8 Static RAM
CY7C199 CYPRESS-CY7C199 Datasheet
317Kb / 13P
   32K x 8 Static RAM
CY7C199N CYPRESS-CY7C199N Datasheet
488Kb / 10P
   32K x 8 Static RAM
CY7C199 CYPRESS-CY7C199_06 Datasheet
315Kb / 11P
   32K x 8 Static RAM
logo
Weida Semiconductor, In...
WCMS0808U1X WEIDA-WCMS0808U1X Datasheet
224Kb / 10P
   32K x 8 Static RAM
logo
Cypress Semiconductor
CY7C199B CYPRESS-CY7C199B Datasheet
257Kb / 15P
   32K x 8 Static RAM
CY7C199C CYPRESS-CY7C199C Datasheet
117Kb / 12P
   32K x 8 Static RAM
logo
Weida Semiconductor, In...
WCFS0808C1E WEIDA-WCFS0808C1E Datasheet
193Kb / 10P
   32K x 8 Static RAM
logo
Cypress Semiconductor
CY7C198 CYPRESS-CY7C198 Datasheet
467Kb / 9P
   32K x 8 Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com