ST72589BW datasheet(23/158 Pages) STMICROELECTRONICS

Part #	ST72589BW

Description	8-BIT MCU WITH NESTED INTERRUPTS, DOT MATRIX LCD, ADC, TIMERS, PWM-BRM, SPI, SCI, I짼C, CAN INTERFACES

Download	158 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

23 / 158 page

ST72589BW, ST72389BW

23/158

4 INTERRUPTS & POWER SAVING MODES

4.1 INTERRUPTS

4.1.1 Introduction

The ST7 enhanced interrupt management pro-

vides the following features:

s

Hardware interrupts

s

Software interrupt (TRAP)

s

Nested or concurrent interrupt management

with

flexible

interrupt

priority

and

level

management:

– Up to 4 software programmable nesting levels

– Up to 16 interrupt vectors fixed by hardware

– 3 non maskable events: NMI, RESET, TRAP

This interrupt management is based on:

– Bit 5 and bit 3 of the CPU CC register (I1:0),

– Interrupt software priority registers (ISPRx),

– Fixed interrupt vector addresses located at the

high addresses of the memory map (FFE0h to

FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full

upward compatibility with the standard (not nest-

ed) ST7 interrupt controller.

4.1.2 Interrupt Masking and Processing Flow

The interrupt masking is managed by the I1 and I0

bits of the CC register and the ISPRx registers

which give the interrupt software priority level of

each interrupt vector (see Table 5). The process-

ing flow is shown in Figure 13

When an interrupt request has to be serviced:

– Normal processing is suspended at the end of

the current instruction execution.

– The PC, X, A and CC registers are saved onto

the stack.

– I1 and I0 bits of CC register are set according to

the corresponding values in the ISPRx registers

of the serviced interrupt vector.

– The PC is then loaded with the interrupt vector of

the interrupt to service and the first instruction of

the interrupt service routine is fetched (refer to

“Interrupt Mapping” table for vector addresses).

The interrupt service routine should end with the

IRET instruction which causes the contents of the

saved registers to be recovered from the stack.

Note: As a consequence of the IRET instruction,

the I1 and I0 bits will be restored from the stack

and the program in the previous level will resume.

Table 5. Interrupt Software Priority Levels

Figure 13. Interrupt Processing Flowchart

Interrupt software priority

Level

I1

I0

Level 0 (main)

Low

High

10

Level 1

0

1

Level 2

0

Level 3 (= interrupt disable)

1

“IRET”

RESTORE PC, X, A, CC

STACK PC, X, A, CC

LOAD I1:0 FROM INTERRUPT SW REG.

FETCH NEXT

RESET

NMI

PENDING

INSTRUCTION

I1:0

FROM STACK

LOAD PC FROM INTERRUPT VECTOR

Y

N

Y

N

Y

N

Interrupt has the same or a

lower software priority

THE INTERRUPT

STAYS PENDING

than current one

EXECUTE

INSTRUCTION

INTERRUPT

Similar Part No. - ST72589BW

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	ST7250	19Kb / 1P	8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES October 1997 Rev. 1.2
	ST7250A6	19Kb / 1P	8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES October 1997 Rev. 1.2
	ST7250B4	19Kb / 1P	8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES October 1997 Rev. 1.2
	ST72511R	1Mb / 164P	8-BIT MCU WITH NESTED INTERRUPTS, EEPROM, ADC, 16-BIT TIMERS, 8-BIT PWM ART, SPI, SCI, CAN INTERFACES
	ST72511R6	1Mb / 164P	8-BIT MCU WITH NESTED INTERRUPTS, EEPROM, ADC, 16-BIT TIMERS, 8-BIT PWM ART, SPI, SCI, CAN INTERFACES

More results

Similar Description - ST72589BW

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	ST72311R	1Mb / 164P	8-BIT MCU WITH NESTED INTERRUPTS, EEPROM, ADC, 16-BIT TIMERS, 8-BIT PWM ART, SPI, SCI, CAN INTERFACES
	ST72521M	105Kb / 11P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE
	ST72521	2Mb / 211P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE August 2003 Rev. 1.9
	ST72F324J	1Mb / 156P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
	ST72F521M	1Mb / 199P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE
	ST72324	2Mb / 161P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE August 2003 Rev. 1.9
	ST72321	2Mb / 185P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE August 2003 Rev. 1.9
	ST72321J	2Mb / 179P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, 5 TIMERS, SPI, SCI, I2C INTERFACE July 2003 Rev. 1.8
	ST7250	19Kb / 1P	8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES October 1997 Rev. 1.2
	ST7MC1	5Mb / 308P	8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI

More results

ST72589BW Datasheet(PDF) 23 Page - STMicroelectronics

ST72589BW Datasheet(HTML) 23 Page - STMicroelectronics

Similar Part No. - ST72589BW

Similar Description - ST72589BW

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL