Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

COM20019I Datasheet(PDF) 51 Page - SMSC Corporation

Part # COM20019I
Description  Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Download  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019I Datasheet(HTML) 51 Page - SMSC Corporation

Back Button COM20019I_07 Datasheet HTML 47Page - SMSC Corporation COM20019I_07 Datasheet HTML 48Page - SMSC Corporation COM20019I_07 Datasheet HTML 49Page - SMSC Corporation COM20019I_07 Datasheet HTML 50Page - SMSC Corporation COM20019I_07 Datasheet HTML 51Page - SMSC Corporation COM20019I_07 Datasheet HTML 52Page - SMSC Corporation COM20019I_07 Datasheet HTML 53Page - SMSC Corporation COM20019I_07 Datasheet HTML 54Page - SMSC Corporation COM20019I_07 Datasheet HTML 55Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 65 page
background image
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
SMSC COM20019I
Page 51
Rev. 09-25-07
DATASHEET
Figure 8.4 - MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; WRITE CYCLE
AD0-AD2,
VALID
nCS
t1
t3
ALE
VALID DATA
t2,
t6
t5
t4
t7
D3-D7
Note 2
t8**
nWR
t9
t10
nRD
t13
t11
t12
t8
Note 3
Parameter
min
max
units
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
20
10
10
10
15
10
4TARB
*
20
20
20
20
20
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
Address Setup to ALE Low
Address Hold from ALE Low
nCS Setup to ALE Low
nCS Hold from ALE Low
ALE Low to nDS Low
Valid Data Setup to nDS High
Data Hold from nDS High
30
ALE High Width
ALE Low Width
nWR Low Width
nWR High Width
nRD
to nWR Low
Cycle Time (nWR
to Next
)**
TARB is the Arbitration Clock Period
TARB is identical to Topr if SLOW ARB = 0
*
TARB is twice Topr if SLOW ARB = 1
Topr is the period of operation clock. Same as the XTAL1 period.
The Microcontroller typically accesses the COM20019 on every other cycle.
Therefore, the cycle time specified in the microcontroller's datasheet
should be doubled when considering back-to-back COM20019 cycles.
Note 1:
Any cycle occurring after a write to Address Pointer Low Register requires a
minimum of 4TARB from the trailing edge of nWR to the leading edge of the
next nWR.
Note 2:
**
Write cycle for Address Pointer Low Register occurring after a write to Data
Register requires a minimum of 5TARB from the trailing edge of nWR to the
leading edge of the next nWR.
Note 3:
Write cycle for Address Pointer Low Register occurring after a read from Data
Register requires a minimum of 5TARB from the trailing edge of nRD to the
leading edge of nWR.


Similar Part No. - COM20019I_07

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20019I SMSC-COM20019I_06 Datasheet
392Kb / 65P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I_0610 SMSC-COM20019I_0610 Datasheet
490Kb / 70P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
More results

Similar Description - COM20019I_07

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20019I_0610 SMSC-COM20019I_0610 Datasheet
490Kb / 70P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
logo
Microchip Technology
COM20020ILJP MICROCHIP-COM20020ILJP Datasheet
412Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Revision 12-05-06
logo
SMSC Corporation
COM20020I_0609 SMSC-COM20020I_0609 Datasheet
478Kb / 69P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20020I SMSC-COM20020I_06 Datasheet
480Kb / 65P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I SMSC-COM20019I Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20020I SMSC-COM20020I Datasheet
415Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019 SMSC-COM20019 Datasheet
454Kb / 81P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I SMSC-COM20019I_06 Datasheet
392Kb / 65P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20022I-3.3V SMSC-COM20022I-3.3V Datasheet
474Kb / 73P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
COM200221 SMSC-COM200221 Datasheet
514Kb / 82P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com