![]() |
Electronic Components Datasheet Search |
|
ADS5545 Datasheet(PDF) 20 Page - Texas Instruments |
|
|
ADS5545 Datasheet(HTML) 20 Page - Texas Instruments |
20 / 54 page ![]() www.ti.com ADS5517 SLWS203 – DECEMBER 2007 Table 15. Serial Register G A7 – A0 (hex) D7 D6 D5 D4 D3 D2 D1 D0 <ODI> OUTPUT DATA <RST> 6C INTERFACE - DDR LVDS OR SOFTWARE PARALLEL CMOS RESET D1 <RST> Software resets the ADC 1 Resets all registers to default values D4 — D3 <ODI> Output data interface 00 DDR LVDS outputs, default after reset 01 DDR LVDS outputs 11 Parallel CMOS outputs Table 16. Serial Register H A7 – A0 D7 D6 D5 D4 D3 D2 D1 D0 <REF> INTERNAL or 6D <SCALING> POWER SCALING EXTERNAL REFERENCE D4 <REF> Reference 0 Internal reference 1 External reference mode, force voltage on Vcm to set reference. D7 — D5 <SCALING> Program power scaling at lower sampling frequencies 001 Use for Fs > 150 MSPS, default after reset 011 Power Mode 1, use for 105 < Fs ≤ 150 MSPS 101 Power Mode 2, use for 50 < Fs ≤ 105 111 Power Mode 3, use for Fs ≤ 50 MSPS Table 17. Serial Register I A7 – A0 D7 D6 D5 D4 D3 D2 D1 D0 <LVDS CURR> LVDS <DATA TERM> INTERNAL TERMINATION – <CLKOUT TERM> INTERNAL 7E CURRENT DATA OUTPUTS TERMINATION – OUTPUT CLOCK PROGRAMMABILITY D1 — D0 <LVDS CURR> LVDS buffer current programming 00 3.5 mA, default 01 2.5 mA 10 4.5 mA 11 1.75 mA 20 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated Product Folder Link(s): ADS5517 |