Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

ADS5545 Datasheet(PDF) 42 Page - Texas Instruments

Click here to check the latest version.
Part No. ADS5545
Description  11-BIT, 200 MSPS ADC
Download  54 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

ADS5545 Datasheet(HTML) 42 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 42 / 54 page
background image
www.ti.com
Output Clock Position Programmability
Output Data Format
Out-of-Range Indicator (OVR)
POL − Positiveoverloadcode
0x7FFforstraightbinary
0x3FFfor2scomplement
NOL − Negativeoverloadcode
0x000forstraightbinary
0x400for2scomplement
Output Timing
ADS5517
SLWS203 – DECEMBER 2007
In both the LVDS and CMOS modes, the output clock can be moved around its default position. This can be
done using SEN pin 27 (as described in Table 5) or using the serial interface register bits <CLKOUT POSN>
(Table 9). Using this allows to trade-off the setup and hold times leading to reliable data capture. There also
exists an option to align the output clock edge with the data transition.
Note that programming the output clock position also affects the clock propagation delay times.
Two output data formats are supported – 2's complement and offset binary. They can be selected using the DFS
(pin 6) or the serial interface register bit <DF> (Table 10).
When the input voltage exceeds the full-scale range of the ADC, OVR (pin 3) goes high, and the output code is
clamped to the appropriate full-scale level for the duration of the overload. For a positive overdrive, the output
code is 0x7FF in offset binary output format, and 0x3FF in 2's complement output format. For a negative input
overdrive, the output code is 0x000 in offset binary output format and 0x400 in 2's complement output format.
Figure 45 shows the behavior of OVR during the overload. Note that OVR and the output code react to the
overload after a latency of 14 clock cycles.
Figure 45. OVR During Input Overvoltage
For the best performance at high sampling frequencies, ADS5517 uses a clock generator circuit to derive internal
timing for ADC. This results in optimal setup and hold times of the output data and 50% output clock duty cycle
for sampling frequencies from 80 MSPS to 200 MSPS. See Table 20 for timing information above 80 MSPS.
42
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS5517


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn