Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M24512-W Datasheet(PDF) 25 Page - STMicroelectronics

Part No. M24512-W
Description  512 Kbit and 256 Kbit serial I²C bus EEPROM with three Chip Enable lines
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24512-W Datasheet(HTML) 25 Page - STMicroelectronics

Back Button M24512-W_08 Datasheet HTML 21Page - STMicroelectronics M24512-W_08 Datasheet HTML 22Page - STMicroelectronics M24512-W_08 Datasheet HTML 23Page - STMicroelectronics M24512-W_08 Datasheet HTML 24Page - STMicroelectronics M24512-W_08 Datasheet HTML 25Page - STMicroelectronics M24512-W_08 Datasheet HTML 26Page - STMicroelectronics M24512-W_08 Datasheet HTML 27Page - STMicroelectronics M24512-W_08 Datasheet HTML 28Page - STMicroelectronics M24512-W_08 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 35 page
background image
M24512-x, M24256-Bx
DC and AC parameters
25/35
Table 14.
1 MHz AC characteristics (M24xxx-HR, see Table 8 and Table 9)
Test conditions specified in Table 8
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock frequency
0
1
MHz
tCHCL
tHIGH
Clock pulse width high
300
-
ns
tCLCH
tLOW
Clock pulse width low
400
-
ns
tXH1XH2
(1)
1.
Values recommended by the I²C-bus Fast-Mode specification.
tR
Input signal rise time
20
300
ns
tXL1XL2
(1)
tF
Input signal fall time
20
300
ns
tDL1DL2
(2)
2.
Characterized only, not tested in production.
tF
SDA (out) fall time
20
100
ns
tDXCX
tSU:DAT
Data in setup time
80
-
ns
tCLDX
tHD:DAT Data in hold time
0
-
ns
tCLQX
tDH
Data out hold time
50
-
ns
tCLQV
(3)(4)
3.
To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
4.
tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8VCC, assuming
that the Rbus × Cbus time constant is less than 150 ns (as specified in Figure 4).
tAA
Clock low to next data valid (access time)
50
500
ns
tCHDX
(5)
5.
For a reStart condition, or following a Write cycle.
tSU:STA
Start condition setup time
250
-
ns
tDLCL
tHD:STA Start condition hold time
250
-
ns
tCHDH
tSU:STO Stop condition setup time
250
-
ns
tDHDL
tBUF
Time between Stop condition and next
Start condition
500
-
ns
tW
tWR
Write time
-
5
ms
tNS
(2)
Pulse width ignored (input filter on SCL and
SDA)
-50
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn