Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

M24512-W Datasheet(PDF) 12 Page - STMicroelectronics

Part No. M24512-W
Description  512 Kbit and 256 Kbit serial I²C bus EEPROM with three Chip Enable lines
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24512-W Datasheet(HTML) 12 Page - STMicroelectronics

Back Button M24512-W_08 Datasheet HTML 8Page - STMicroelectronics M24512-W_08 Datasheet HTML 9Page - STMicroelectronics M24512-W_08 Datasheet HTML 10Page - STMicroelectronics M24512-W_08 Datasheet HTML 11Page - STMicroelectronics M24512-W_08 Datasheet HTML 12Page - STMicroelectronics M24512-W_08 Datasheet HTML 13Page - STMicroelectronics M24512-W_08 Datasheet HTML 14Page - STMicroelectronics M24512-W_08 Datasheet HTML 15Page - STMicroelectronics M24512-W_08 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 35 page
background image
Device operation
M24512-x, M24256-Bx
Device operation
The device supports the I2C protocol. This is summarized in Figure 6.. Any device that
sends data on to the bus is defined to be a transmitter, and any device that reads the data to
be a receiver. The device that controls the data transfer is known as the bus master, and the
other as the slave device. A data transfer can only be initiated by the bus master, which will
also provide the serial clock for synchronization. The M24512-W, M24512-R, M24512-HR,
M24256-BW, M24256-BR and M24256-BHR devices are always slaves in all
Start condition
Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in
the High state. A Start condition must precede any data transfer command. The device
continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock
(SCL) for a Start condition, and will not respond unless one is given.
Stop condition
Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable
and driven High. A Stop condition terminates communication between the device and the
bus master. A Read command that is followed by NoAck can be followed by a Stop condition
to force the device into the Standby mode. A Stop condition at the end of a Write command
triggers the internal Write cycle.
Acknowledge bit (ACK)
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter,
whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits
of data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) Low to
acknowledge the receipt of the eight data bits.
Data input
During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock
(SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge
of Serial Clock (SCL), and the Serial Data (SDA) signal must change only when Serial Clock
(SCL) is driven Low.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn