Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

M58MR064C Datasheet(PDF) 5 Page - STMicroelectronics

Part No. M58MR064C
Description  64 Mbit 4Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M58MR064C Datasheet(HTML) 5 Page - STMicroelectronics

  M58MR064C Datasheet HTML 1Page - STMicroelectronics M58MR064C Datasheet HTML 2Page - STMicroelectronics M58MR064C Datasheet HTML 3Page - STMicroelectronics M58MR064C Datasheet HTML 4Page - STMicroelectronics M58MR064C Datasheet HTML 5Page - STMicroelectronics M58MR064C Datasheet HTML 6Page - STMicroelectronics M58MR064C Datasheet HTML 7Page - STMicroelectronics M58MR064C Datasheet HTML 8Page - STMicroelectronics M58MR064C Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 52 page
background image
M58MR064C, M58MR064D
See Figure 1 and Table 1.
Address Inputs or Data Input/Output (ADQ0-
ADQ15). When Chip Enable E is at VIL and Out-
put Enable G is at VIH the multiplexed address/
data bus is used to input addresses for the memo-
ry array, data to be programmed in the memory ar-
ray or commands to be written to the C.I. The
address inputs for the memory array are latched
on the rising edge of Latch Enable L. The address
latch is transparent when L is at VIL. In synchro-
nous operations the address is also latched on the
first rising/falling edge of K (depending on clock
configuration) when L is low. Both input data and
commands are latched on the rising edge of Write
Enable W. When Chip Enable E and Output En-
able G are at VIL the address/data bus outputs
data from the Memory Array, the Electronic Signa-
ture Manufacturer or Device codes, the Block Pro-
tection status the Read Configuration Register
status, the protection register or the Status Regis-
ter. The address/data bus is high impedance when
the chip is deselected, Output Enable G is at VIH,
or RP is at VIL.
Address Inputs (A16-A21). ThefiveMSB ad-
dresses of the memory array are latched on the
rising edge of Latch Enable L. In synchronous op-
eration these inputs are also latched on the first
rising/falling edge of K (depending on clock config-
uration) when L is low.
Chip Enable (E). The Chip Enable input acti-
vates the memory control logic, input buffers, de-
coders and sense amplifiers. E at VIH deselects
the memory and reduces the power consumption
to the standby level. E can alsobe usedtocontrol
writing to the command register and to the memo-
ry array, while W remains at VIL.
Output Enable (G). The Output Enable gates the
outputs through the data buffers during a read op-
eration. When G is at VIH the outputs are High im-
WriteEnable(W). This input controls writing to
the Command Register and Data latches. Data are
latched on the rising edge of W.
Write Protect (WP). This input gives an addition-
al hardware protection level against program or
erase when pulled at VIL, as described in the Block
Lock instruction description.
Reset/Power-down Input (RP). The
provides hardware reset of the memory, and/or
Power-down functions, depending on the Read
Configuration Register status. Reset/Power-down
of the memory is achieved by pulling RP to VIL for
at least tPLPH. When the reset pulse is given, the
memory will recover from Power-down (when en-
abled) in a minimum of tPHEL,tPHLL or tPHWL (see
Table 31 and Figure 15) after the rising edge of
RP. Exit from Reset/Power-down changes the
contents of the Read Configuration Register bits
14 and 15, setting the memory in asynchronous
page mode read and power save function dis-
abled. All blocks are protected and unlocked after
a Reset/Power-down.
Latch Enable (L). L latches the address bits
ADQ0-ADQ15 and A16-A21 on its rising edge.
The address latch is transparent when L is at VIL
and it is inhibited when L is at VIH.
Clock (K). The clock input synchronizes the
memory to the micro controller during burst mode
read operation; the address is latched on a K edge
(rising or falling, according to the configuration set-
tings) when L is at VIL. K is don't care during asyn-
chronous page mode read and in write operations.
Wait (WAIT). WAIT is an output signal used dur-
ing burst mode read, indicating whether the data
on the output bus are valid or a wait state must be
inserted. This output is high impedance when E or
G arehighorRP is at VIL, and can be configured
to be active during the wait cycle or one clock cy-
cle in advance.
Bus Invert (BINV). BINV is an input/output signal
used to reduce the amount of power needed to
switch the external address/data bus. The power
saving is achieved by inverting the data output on
ADQ0-ADQ15 every time this gives an advantage
in terms of number of toggling bits. In burst mode
read, each new data output from the memory is
compared with the previous data. If the number of
transitions required on the data bus is in excess of
8, the data is inverted and the BINV signal will be
driven by the memory at VOH to inform the receiv-
ing system that data must be inverted before any
further processing. By doing so, the actual transi-
tions on the data bus will be less than 8.
In a similar way, when a command is given, BINV
may be driven by the system at VIH to inform the
memory that the data input must be inverted.
Like the other input/output pins, BINV is high im-
pedance when the chip is deselected, output en-
able G is at VIH or RP is at VIL;when used as an
input, BINV must follow the same set-up and hold
timings of the data inputs.
VDD and VDDQ Supply Voltage (1.65V to 2.0V).
VDD is the main power supply for all operations
(Read, Program and Erase). VDDQ is the supply
voltage for Input and Output.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn