Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M54HCT373 Datasheet(PDF) 1 Page - STMicroelectronics

Part No. M54HCT373
Description  OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

M54HCT373 Datasheet(HTML) 1 Page - STMicroelectronics

 
Zoom Inzoom in Zoom Outzoom out
 1 / 13 page
background image
M54/74HCT373
M54/74HCT533
October 1993
HCT373 NON INVERTING - HCT533 INVERTING
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT
B1R
(Plastic Package)
ORDER CODES :
M54HCTXXXF1R
M74HCTXXXM1R
M74HCTXXXB1R
M74HCTXXXC1R
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN CONNECTION (top view)
.
HIGH SPEED
tPD = 17 ns (TYP.) AT VCC =5 V
.
LOW POWER DISSIPATION
ICC =4
µA (MAX.) AT TA =25 °C
.
COMPATIBLE WITH TTL OUTPUTS
VIH = 2V (MIN.) VIL = 0.8 V (MAX.)
.
OUTPUT DRIVE CAPABILITY
15 LSTTL LOADS
.
SYMMETRICAL OUTPUT IMPEDANCE
IOL =
IOH= 6 mA (MIN.)
.
BALANCED PROPAGATION DELAYS
tPLH =tPHL
.
PIN AND FUNCTION COMPATIBLE
WITH 54/74LS373/533
DESCRIPTION
The M54/74HCT373 and M54HCT533 are high
speed CMOS OCTAL LATCH WITH 3-STATE
OUTPUTS fabricated with in silicon gate C
2MOS
technology.
These ICs achive the high speed operation similar
to equivalent LSTTL while maintaning the CMOS
low power dissipation.
These 8 bit D-Type latches are controlled by a latch
enable input (LE) and a output enable input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely or
inversely. When the LE is taken low, the Q outputs
will be latched precisely or inversely at the logic level
of D input data. While the OE input is at low level,
the eight outputs will be in a normal logic state (high
or low logic level) and while high level the outpts will
be in a high impedance state. The application
designer has a choise of combination of inverting
and non inverting outputs. The three state output
configuration and the wide choise of outline make
bus organized system simple.
These integrated circuits have input and output
characteristics that are fully compatible with 54/74
LSTTL logic families. M54/74HCT devices are
designed to directly interface HSC
2MOS systems
with TTL and NMOS components. They are also
plug in replacements for LSTTL devices giving a
reduction of power consumption. All inputs are
equipped with protection circuits against discharge
and transient excess voltage.
HCT373
HCT533
HCT373
HCT533
1/13


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn