Electronic Components Datasheet Search |
|
M29W800AT80N6T Datasheet(PDF) 6 Page - STMicroelectronics |
|
M29W800AT80N6T Datasheet(HTML) 6 Page - STMicroelectronics |
6 / 33 page M29W800AT, M29W800AB 6/33 SIGNAL DESCRIPTIONS See Figure 1 and Table 1. Address Inputs (A0-A18). The address inputs for the memory array are latched during a write op- eration on the falling edge at Chip Enable E or Write Enable W. In Word-wide organisation the address lines are A0-A18, in Byte-wide organisa- tion DQ15A–1 acts as an additional LSB address line. When A9 is raised to VID, either a Read Elec- tronic Signature Manufacturer or Device Code, Block Protection Status or a Write Block Protection or Block Unprotection is enabled depending on the combination of levels on A0, A1, A6, A12 and A15. Data Input/Outputs (DQ0-DQ7). These Inputs/ Outputs are used in the Byte-wide and Word-wide organisations. The input is data to be programmed in the memory array or a command to be written to the C.I. Both are latched on the rising edge of Chip Enable E or Write Enable W. The output is data from the Memory Array, the Electronic Signature Manufacturer or Device codes, the Block Protec- tion Status or the Status register Data Polling bit DQ7, the Toggle Bits DQ6 and DQ2, the Error bit DQ5 or the Erase Timer bit DQ3. Outputs are valid when Chip Enable E and Output Enable G are ac- tive. The output is high impedance when the chip is deselected or the outputs are disabled and when RP is at a Low level. Data Input/Outputs (DQ8-DQ14 and DQ15A– 1). These Inputs/Outputs are additionally used in the Word-wide organisation. When BYTE is High DQ8-DQ14 and DQ15A–1 act as the MSB of the Data Input or Output, functioning as described for DQ0-DQ7 above, and DQ8-DQ15 are ’don’t care’ for command inputs or status outputs. When BYTE is Low, DQ0-DQ14 are high impedance, DQ15A–1 is the Address A–1 input. Chip Enable (E). The Chip Enable input acti- vates the memory control logic, input buffers, de- coders and sense amplifiers. E High deselects the memory and reduces the power consumption to the stan-by level. E can also be used to control writing to the command register and to the memo- ry array, while W remains at a low level. The Chip Enable must be forced to VID during the Block Un- protection operation. Output Enable (G). The Output Enable gates the outputs through the data buffers during a read op- eration. When G is High the outputs are High im- pedance. G must be forced to VID level during Block Protection and Unprotection operations. Write Enable (W). This input controls writing to the Command Register and Address and Data latches. Byte/Word Organization Select (BYTE). The BYTE input selects the output configuration for the de- vice: Byte-wide (x8) mode or Word-wide (x16) mode. When BYTE is Low, the Byte-wide mode is selected and the data is read and programmed on DQ0-DQ7. In this mode, DQ8-DQ14 are at high impedance and DQ15A–1 is the LSB address. When BYTE is High, the Word-wide mode is se- lected and the data is read and programmed on DQ0-DQ15. Ready/Busy Output (RB). Ready/Busy is an open-drain output and gives the internal state of the P/E.C. of the device. When RB is Low, the de- vice is Busy with a Program or Erase operation and it will not accept any additional program or erase instructions except the Erase Suspend in- struction. When RB is High, the device is ready for any Read, Program or Erase operation. The RB will also be High when the memory is put in Erase Suspend or Stan-by modes. Reset/Block Temporary Unprotect Input (RP). The RP Input provides hardware reset and pro- tected block(s) temporary unprotection functions. Reset of the memory is achieved by pulling RP to VIL for at least tPLPX. When the reset pulse is giv- en, if the memory is in Read or Stan-by modes, it will be available for new operations in tPHEL after the rising edge of RP. If the memory is in Erase, Erase Suspend or Program modes the reset will take tPLYH during which the RB signal will be held at VIL. The end of the memory reset will be indicat- ed by the rising edge of RB. A hardware reset dur- ing an Erase or Program operation will corrupt the data being programmed or the sector(s) being erased. See Tables 15, 16, and Figure 11. Temporary block unprotection is made by holding RP at VID. In this condition previously protected blocks can be programmed or erased. The transi- tion of RP from VIH to VID must slower than tPH- PHH. See Tables 17, 18, and Figure 11. When RP is returned from VID to VIH all blocks temporarily unprotected will be again protected. VCC Supply Voltage. The power supply for all operations (Read, Program and Erase). VSS Ground. VSS is the reference for all voltage measurements. |
Similar Part No. - M29W800AT80N6T |
|
Similar Description - M29W800AT80N6T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |