Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M29W008AT Datasheet(PDF) 16 Page - STMicroelectronics

Part No. M29W008AT
Description  8 Mbit 1Mb x8, Boot Block Low Voltage Single Supply Flash Memory
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

M29W008AT Datasheet(HTML) 16 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
 16 / 30 page
background image
M29W008AT, M29W008AB
16/30
Table 17. Write AC Characteristics, W Controlled
(TA = 0 to 70°C, –20 to 85°C or –40 to 85°C)
Note: 1. Sampled only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.
Symbol
Alt
Parameter
M29W008AT / M29W008AB
Unit
80
90
VCC = 3.0V to 3.6V
CL = 30pF
VCC = 3.0V to 3.6V
CL = 30pF
Min
Max
Min
Max
tAVAV
tWC
Address Valid to Next Address Valid
80
90
ns
tAVWL
tAS
Address Valid to Write Enable Low
0
0
ns
tDVWH
tDS
Input Valid to Write Enable High
35
45
ns
tELWL
tCS
Chip Enable Low to Write Enable Low
0
0
ns
tGHWL
Output Enable High to Write Enable Low
0
0
ns
tPHPHH
(1, 2)
tVIDR
RP Rise Time to VID
500
500
ns
tPHWL
(1)
tRSP
RP High to Write Enable Low
4
4
µs
tPLPX
tRP
RP Pulse Width
500
500
ns
tVCHEL
tVCS
VCC High to Chip Enable Low
50
50
µs
tWHDX
tDH
Write Enable High to Input Transition
0
0
ns
tWHEH
tCH
Write Enable High to Chip Enable High
0
0
ns
tWHGL
tOEH
Write Enable High to Output Enable Low
0
0
ns
tWHRL
(1)
tBUSY
Program Erase Valid to RB Delay
90
90
ns
tWHWL
tWPH
Write Enable High to Write Enable Low
30
30
ns
tWLAX
tAH
Write Enable Low to Address Transition
45
45
ns
tWLWH
tWP
Write Enable Low to Write Enable High
35
35
ns
Block Erase (BE) Instruction. This
instruction
uses a minimum of six write cycles. The Erase
Set-up command 80h is written to address 5555h
on third cycle after the two Coded cycles. The
Block Erase Confirm command 30h is similarly
written on the sixth cycle after another two Coded
cycles. During the input of the second command
an address within the block to be erased is given
and latched into the memory. Additional block
Erase Confirm commands and block addresses
can be written subsequently to erase other blocks
in parallel, without further Coded cycles. The
erase will start after the erase timeout period (see
Erase Timer Bit DQ3 description). Thus, additional
Erase Confirm commands for other blocks must
be given within this delay. The input of a new
Erase Confirm command will restart the timeout
period. The status of the internal timer can be
monitored through the level of DQ3, if DQ3 is ’0’
the Block Erase Command has been given and
the timeout is running, if DQ3 is ’1’, the timeout has
expired and the P/E.C. is erasing the Block(s). If
the second command given is not an erase con-
firm or if the Coded cycles are wrong, the instruc-
tion aborts, and the device is reset to Read Array.
It is not necessary to program the block with 00h
as the P/E.C. will do this automatically before to
erasing to FFh. Read operations after the sixth ris-
ing edge of W or E output the status register status
bits.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn