 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MB8508S064CE-100 Datasheet(PDF) 12 Page - Fujitsu Component Limited. |
|
||||||||||||||||||||||||||||||
MB8508S064CE-100 Datasheet(HTML) 12 Page - Fujitsu Component Limited. |
|
|
12 / 20 page 
MB8508S064CE-100/-100L 12 (3) CLOCK COUNT FORMULA (*9) (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.) Notes: *1. An initial pause (DESL on NOP) of 200 µs is required after power-up followed by a minimum of eight Auto-refresh cycles. *2. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between VIH (min) and VIL (max). *3. AC characteristics assume tT = 1 ns and 50 pF of capacitive load. *4. Maximum value of CL = 2 depends on tCK. *5. tAC also specifies the access time at burst mode except for first access. *6. Specified where output buffer is no longer driven. tOH, tLZ, and tHZ define the times at which the output level achieves ±200 mV. *7. Actual clock count of tRC (IRC) will be sum of clock count of tRAS (IRAS) and tRP (IRP). *8. Operation within the tRCD (min) ensures that access time is determined by tRCD (min) + tAC (max); if tRCD is greater than the specified tRCD (min), access time is determined by tAC. *9. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number). *Source: See MB81F64842C Data Sheet for details on the electrical. No. Parameter Symbol MB8508S064CE -100/100L Unit 1 CKE to Clock Disable ICKE 1Cycle 2 DQM to Output in High-Z IDQZ 2Cycle 3 DQM to Input Data Delay IDQD 0Cycle 4 Last Output to Write Command Delay IOWD 2Cycle 5 Write Command to Input Data Delay IDWD 0Cycle 6 Precharge to Output in High-Z Delay CL = 3 IROH3 3Cycle CL = 2 IROH2 2Cycle 7 Burst Stop Command to Output in High-Z Delay CL = 3 IBSH3 3Cycle CL = 2 IBSH2 2Cycle 8CAS to CAS Delay (min) ICCD 1Cycle 9CAS Bank Delay (min) ICBD 1Cycle Clock ≥ Base Value Clock Period (Round off a whole number) To Top / Lineup / Index |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
