Electronic Components Datasheet Search
Selected language     English  ▼
Part Name

F_USB20LP Datasheet(PDF) 1 Page - Fujitsu Component Limited.

Part No. F_USB20LP
Description  Standard Bus IP: High Speed USB 2.0 Device Controller
Download  2 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FUJITSU [Fujitsu Component Limited.]
Homepage  http://edevice.fujitsu.com/fmd/en/index.html

 1 page
background image
Standard Bus IP: High Speed USB 2.0 Device Controller
Supports high-speed (480Mbps) and full-speed (12Mbps)
Customize endpoint numbers and configurations
UTMI (USB2.0 Transceiver Macrocell Interface)
Full compliance with USB 2.0 Device Controller standard
Integrated PHY macro for system cost reduction and space saving
Fujitsu Macro
Fujitsu USB 2.0 device controller is a synthesizable core suitable
for different process. Corresponding physical interface in 0.18um
and 0.11um technology (supporting high and full speed operation)
also available for integration.
Generic CPU interface makes it easy to be integrated into overall
ASIC. Different endpoints are available for application such as
printer, scanner, digital still camera, bluetooth devices, digital set
top box,cable modems and PC Access Point to high speed wireless
Integrated SIE performs synchronization pattern recognition, bit
stuffing/ stripping, CRC check/ generation, serial/ parallel conversion,
PID verification, address recognition and handshake evaluation/
The macro decodes and handles standard USB commands. Device
class specific command is passed on to the ASIC for further
Protocol Engine (UDC-20) is a fully synthesizable soft core that
supports high-speed (480 Mbps), full-speed (12Mbps) signaling
bit rates.
Protocol engine reduces CPU burden by processing basic USB
2.0 protocols in hardware.
Endpoint numbers, configurations, and its FIFO densities
are flexible. Following is one of the configuration examples.
1) End Point 0 control out
2) End Point 0 control in
3) End Point 1 Bulk out
4) End Point 2 Bulk in
5) End Point 3 Interrupt in
512Byte (Double buffer)
512Byte (Double buffer)
PHY block consists of a 0.18um hard macro and a soft macro
(Receiving Block).
PHY block supports high-speed (480Mbps) and full-speed (12Mbps).
Contains high-speed Analog Blocks and high-speed SERDES
(serializer and de-serializer Logic) and provides a parallel interface
to UDC-20 protocol Engine.
16bit parallel connection to Link

Html Pages

1  2 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
RJK6014DPPSilicon N Channel MOS FET High Speed Power Switching 1 2 3 4 Renesas Technology Corp
GL843High Speed USB 2.0 With ADF 2-in-1 Scanner Controller 1 2 3 4 5 MoreGENESYS LOGIC
GL826USB 2.0 Multi-Slot Flash Card Reader Controller All-in-one with Dual SD/MMC bus Interface 1 2 3 4 5 MoreGENESYS LOGIC
NET2272Local Bus to USB 2.0 Hi-Speed Peripheral Controller 1 2 PLX Technology
CX94410High Speed ADSLplus Chipset with Enhanced INP and USB 2.0 1 2 Conexant Systems, Inc
VT6202USB 2.0 UHCI and EHCI Host Controller for the PCI Bus 1 2 3 4 5 MoreList of Unclassifed Manufacturers
USB97C223Bus Powered USB 2.0 Flash Media Controller 1 2 3 4 5 MoreSMSC Corporation
USB2005_07USB 2.0 ATA/ATAPI Controller with PD-DRM 1 2 3 4 5 MoreSMSC Corporation
TUSB6020USB 2.0 HIGH-SPEED ON-THE-GO DUAL-ROLE CONTROLLER 1 2 3 4 5 MoreTexas Instruments
GL852USB 2.0 MTT HUB Controller 1 2 3 4 5 MoreGENESYS LOGIC

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl