CYV15G0101DXB
CYW15G0101DXB
CYP15G0101DXB
Document #: 38-02031 Rev. *J
Page 9 of 39
REFCLK
±
Differential LVPECL
or single-ended
LVTTL input clock
Reference Clock. This clock input is used as the timing reference for the transmit PLL. It
is also used as the centering frequency of the Range Controller block of the Receive CDR
PLLs. This input clock may also be selected to clock the transmit and receive parallel inter-
faces.
When driven by a single-ended LVCMOS or LVTTL clock source, the clock source may be
connected to either the true or complement REFCLK input, with the alternate REFCLK input
left open (floating). When driven by an LVPECL clock source, the clock must be a differential
clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the clock for the
parallel transmit data (input) interface. When RXCKSEL = LOW and Decoder is enabled,
the Elasticity buffer is enabled and REFCLK is used as the clock source for the parallel
receive data (output) interface.
If the Elasticity Buffer is used, framing characters will be inserted or deleted to/from the data
stream to compensate for frequency differences between the reference clock and recovered
clock. When addition happens, a K28.5 will be appended immediately after a framing
character is detected in the Elasticity Buffer. When deletion happens, a framing character
will be removed from the data stream when detected in the Elasticity Buffer.
TRSTZ
LVTTL Input,
internal pull-up
Device Reset. Active LOW. Initializes all state machines and counters in the device.
When sampled LOW by the rising edge of REFLCK, this input resets the internal state
machines and sets the Elasticity Buffer pointers to a nominal offset. When the reset is
removed (TRSTZ sampled HIGH by REFCLK
↑), the status and data outputs will become
deterministic in less than 16 REFCLK cycles. The BISTLE, OELE, and RXLE latches are
reset by TRSTZ. If the Elasticity Buffer or the Phase-Align Buffer are used, TRSTZ should
be applied after power up to initialize the internal pointers into these memory arrays.
Analog I/O and Control
OUT1
±
CML Differential
Output
Primary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V
referenced) are capable of driving terminated transmission lines or standard fiber-optic
transmitter modules.
OUT2
±
CML Differential
Output
Secondary Differential Serial Data Outputs. These PECL-compatible CML outputs
(+3.3V referenced) are capable of driving terminated transmission lines or standard
fiber-optic transmitter modules.
IN1
±
LVPECL Differential
Input, with internal
DC restoration
Primary Differential Serial Data Inputs. These inputs accept the serial data stream for
deserialization and decoding. The IN1
± serial stream is passed to the receiver Clock and
Data Recovery (CDR) circuit to extract the data content when INSEL = HIGH.
IN2
±
LVPECL Differential
Input, with internal
DC restoration
Secondary Differential Serial Data Inputs. These inputs accept the serial data stream for
deserialization and decoding. The IN2
± serial stream is passed to the receiver CDR circuit
to extract the data content when INSEL = LOW.
INSEL
LVTTL Input,
asynchronous
Receive Input Selector. Determines which external serial bit stream is passed to the receiver
CDR. When HIGH, the IN1
± input is selected. When LOW, the IN2± input is selected.
SDASEL
3-Level Select,[4]
static control input
Signal Detect Amplitude Level Select. Allows selection of one of three predefined
amplitude trip points for a valid signal indication, as listed in Table 10.
LPEN
LVTTL Input,
asynchronous,
internal pull-down
Loop-Back-Enable. Active HIGH. When asserted (HIGH), the transmit serial data is
internally routed to the receiver CDR circuit.All enabled serial drivers are forced to differ-
ential logic “1.” All serial data inputs are ignored.
OELE
LVTTL Input,
asynchronous,
internal pull-up
Serial Driver Output Enable Latch Enable. Active HIGH. When OELE = HIGH, the signals
on the BOE[1:0] inputs directly control the OUTx
± differential drivers. When the BOE[x] input
is HIGH, the associated OUTx
± differential driver is enabled. When the BOE[x] input is LOW,
the associated OUTx
± differential driver is powered down. When OELE returns LOW, the
last values present on BOE[1:0] are captured in the internal Output Enable Latch. The
specific mapping of BOE[1:0] signals to transmit output enables is listed in Table 8. If the
device is reset (TRSTZ is sampled LOW), the latch is reset to disable both outputs.
Pin Descriptions CYP(V)(W)15G0101DXB Single-channel HOTLink II (continued)
Pin Name
I/O Characteristics Signal Description
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
