Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYP15G0401DXB Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CYP15G0401DXB
Description  Quad HOTLink II??Transceiver
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYP15G0401DXB Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CYP15G0401DXB_05 Datasheet HTML 5Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 6Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 7Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 8Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 9Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 10Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 11Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 12Page - Cypress Semiconductor CYP15G0401DXB_05 Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 53 page
background image
CYV15G0401DXB
CYP15G0401DXB
CYW15G0401DXB
Document #: 38-02002 Rev. *L
Page 9 of 53
TXRST
LVTTL Input,
asynchronous,
internal pull-up,
sampled by
REFCLK
[4]
Transmit Clock Phase Reset. Active LOW. When sampled LOW, the transmit
Phase-align Buffers are allowed to adjust their data-transfer timing (relative to the
selected input clock) to allow clean transfer of data from the Input Register to the
Encoder or Transmit Shifter. When TXRST is sampled HIGH, the internal phase
relationship between the associated TXCLKx and the internal character-rate clock is
fixed and the device operates normally.
When configured for half-rate REFCLK sampling of the transmit character stream
(TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear
Phase-align buffer faults caused by highly asymmetric REFCLK periods or REFCLKs
with excessive cycle-to-cycle jitter. During this alignment period, one or more
characters may be added to or lost from all the associated transmit paths as the
transmit Phase-align Buffers are adjusted. TXRST must be sampled LOW by a
minimum of two consecutive rising edges REFCLK to ensure the reset operation is
initiated correctly on all channels. This input is ignored when both TXCKSEL and
TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations,
TXRST should be asserted during device initialization to ensure proper operation of
the Phase-align buffer. TXRST should be asserted after the presence of a valid
TXCLKx and after allowing enough time for the TXPLL to lock to the reference clock
(as specified by parameter tTXLOCK).
Transmit Path Clock and Clock Control
TXCKSEL
Three-level Select [5],
static control input
Transmit Clock Select. Selects the clock source, used to write data into the transmit
Input Register of the transmit channel(s). When LOW, REFCLK
[4] is used as the
Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. When MID,
TXCLKx
↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When
HIGH, TXCLKA
↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of
all channels.
TXCLKO
±
LVTTL Output
Transmit Clock Output. This true and complement output clock is synthesized by
the transmit PLL and is synchronous to the internal transmit character clock. It has
the same frequency as REFCLK (when TXRATE = LOW), or twice the frequency of
REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship
to REFCLK.
TXRATE
LVTTL Input,
static control input,
internal pull-down
Transmit PLL Clock Rate Select. When TXRATE = HIGH, the Transmit PLL multi-
plies REFCLK by 20 to generate the serial bit-rate clock. When TXRATE = LOW, the
transmit PLL multiples REFCLK by 10 to generate the serial bit-rate clock. See
Table 11 for a list of operating serial rates.
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW),
the TXRATE input also determines if the clocks on the RXCLKA
± and RXCLKC±
outputs are full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the
RXCLKA± and RXCLKC± output clocks are also half-rate clocks and follow the
frequency and duty cycle of the REFCLK input. When TXRATE = LOW (REFCLK is
full-rate), the RXCLKA± and RXCLKC± output clocks are full-rate clocks and follow
the frequency and duty cycle of the REFCLK input.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input
register), configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of
operation.
TXCLKA
TXCLKB
TXCLKC
TXCLKD
LVTTL Clock Input,
internal
pull-down
Transmit Path Input Clocks. These clocks must be frequency-coherent to
TXCLKO
±, but may be offset in phase. The internal operating phase of each input
clock (relative to REFLCK or TXCLKO
±) is adjusted when TXRST = LOW and locked
when TXRST = HIGH.
Note:
5.
Three-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and
HIGH. The LOW level is usually implemented by direct connection to VSS (ground). The HIGH level is usually implemented by direct connection to VCC. When
not connected or allowed to float, a Three-level select input will self-bias to the MID level.
Pin Descriptions (continued)
CYP(V)(W)15G0401DXB Quad HOTLink II Transceiver
Pin Name
I/O Characteristics
Signal Description


Similar Part No. - CYP15G0401DXB_05

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0401DXB-BGC CYPRESS-CYP15G0401DXB-BGC Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXB-BGI CYPRESS-CYP15G0401DXB-BGI Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
More results

Similar Description - CYP15G0401DXB_05

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0401DXB CYPRESS-CYP15G0401DXB Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXA CYPRESS-CYP15G0401DXA Datasheet
1Mb / 48P
   Quad HOTLink II Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_07 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_09 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB Datasheet
2Mb / 43P
   Independent Clock Quad HOTLink II-TM Transceiver
CYP15G0402DXB CYPRESS-CYP15G0402DXB Datasheet
615Kb / 29P
   Quad HOTLink II??SERDES
CYP15G0401TB CYPRESS-CYP15G0401TB Datasheet
286Kb / 30P
   Quad HOTLink II??Transmitter
CYV15G0404DXB CYPRESS-CYV15G0404DXB Datasheet
809Kb / 43P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
CYP15G0401RB CYPRESS-CYP15G0401RB Datasheet
316Kb / 35P
   Quad HOTLink II??Receiver
CYV15G0404DXB CYPRESS-CYV15G0404DXB_07 Datasheet
1Mb / 44P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com