CYV15G0101DXB
CYW15G0101DXB
CYP15G0101DXB
Document #: 38-02031 Rev. *J
Page 8 of 39
FRAMCHAR 3-Level Select[4]
static control input
Framing Character Select. Used to select the character or portion of a character used for
character framing of the received data streams.
When MID, the Framer looks for both positive and negative disparity versions of the eight-bit
Comma character.
When HIGH, the Framer looks for both positive and negative disparity versions of the K28.5
character.
Configuring FRAMCHAR = LOW is reserved for component test.
RFMODE
3-Level Select
static control input[4]
Reframe Mode Select. Used to select the type of character framing used to adjust the
character boundaries (based on detection of one or more framing characters in the data
stream. This signal operates in conjunction with the type of framing character selected.
When LOW, the Low-Latency Framer is selected. This will frame on each occurrence of the
selected framing character(s) in the received data stream. This mode of framing stretches
the recovered character-rate clock for one or multiple cycles to align that clock with the
recovered data.
When MID, the Cypress-mode Multi-Byte parallel Framer is selected. This requires a pair
of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits
(five characters), before the character boundaries are adjusted. The recovered character
clock remains in the same phase regardless of character offset.
When HIGH, the Alternate-mode Multi-Byte parallel Framer is selected. This requires
detection of the selected framing character(s) in the received data stream, on identical 10-bit
boundaries, on four directly adjacent characters. The recovered character clock remains in
the same phase regardless of character offset.
PARCTL
3-Level Select
static control input[4]
Parity Check/Generate Control. Used to control the parity check and generate functions.
When LOW, parity checking is disabled, and the RXOP output is disabled (High-Z).
When MID, and the 8B/10B Encoder and Decoder are enabled (TXMODE[1]
≠ LOW,
DECMODE
≠ LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity,
and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the
8B/10B Encoder and Decoder are disabled (TXMODE[1]
= LOW, DECMODE = LOW), the
TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and
ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP.
When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0]
inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for
the RXD[7:0] and RXST[2:0] outputs and presented on RXOP.
See Table 2 and Table 15 for details.
DECMODE
3-Level Select
static control input[4]
Decoder Mode Select. When LOW, the Decoder is bypassed and raw 10-bit characters
are passed to the Output Register. When the Decoder is bypassed, RXCKSEL must be MID.
When MID, the Cypress Decoder table for Special Code Characters is used. When HIGH,
the alternate Decoder table for Special Code Characters is used. See Table 21 for a list of
the Special Codes supported in both encoded modes.
RXCKSEL
3-Level Select[4]
static control input
Receive Clock Mode. Selects the receive clock source used to transfer data to the Output
Registers and configures the Elasticity Buffer in the receive path.
When LOW, the Output Register is clocked by REFCLK. RXCLK
± and RXCLKC+ present
buffered and delayed forms of REFCLK.
When MID, the RXCLK
± output follows the recovered clock as selected by RXRATE and
the Elasticity Buffer is bypassed. When the 10B/8B Decoder and Elasticity Buffer are
bypassed (DECMODE=LOW), RXCKSEL must be MID.
Configuring RXCKSEL = HIGH is an invalid mode of operation.
Device Control Signals
SPDSEL
3-Level Select,[4]
static control input
Serial Rate Select. This input specifies the operating bit-rate range of both transmit and
receive PLLs. LOW = 195–400 MBaud, MID = 400–800 MBaud, HIGH = 800–1500 MBaud
(800–1540 MBaud for CYW15G0101DXB). When SPDSEL=LOW, setting TXRATE=HIGH
(Half-rate Reference Clock) is invalid.
Pin Descriptions CYP(V)(W)15G0101DXB Single-channel HOTLink II (continued)
Pin Name
I/O Characteristics Signal Description
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
