Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYNSE10512 Datasheet(PDF) 16 Page - Cypress Semiconductor

Part # CYNSE10512
Description  Ayama??10000 Network Search Engine
Download  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYNSE10512 Datasheet(HTML) 16 Page - Cypress Semiconductor

Back Button CYNSE10512 Datasheet HTML 12Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 13Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 14Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 15Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 16Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 17Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 18Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 19Page - Cypress Semiconductor CYNSE10512 Datasheet HTML 20Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 153 page
background image
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Document #: 38-02069 Rev. *F
Page 16 of 153
CMDV
I
Command Valid. This signal indicates valid command in the CMD bus when set to High.
DQ[71:0]
I/O
Address/Data Bus. This signal carries the following information:
Search operation: Compare Data (Search Key)
SRAM PIO operations: SRAM Address
Other operations to Register, Data, and Mask Array regions: Address and Data
PAR[1:0]
I/O
Parity Bus. These signals contain the even parity values for the DQ bus. On the Read
return data, the NSE generates the parity bits. On all other operations these bits are
externally driven. Bit [0] is the parity for all even DQ signals. Bit[1] is the parity for all odd
DQ signals.
ACK[4]
T
Read Acknowledge. This signal indicates that valid data is available on the DQ bus
during register, data, and mask array Read operations, or that the data is available on the
SRAM data bus during SRAM Read operations.
EOT[4]
T
End of Transfer. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
SSF[5]
T
Search Successful Flag. When asserted, this signal indicates that the device is the
global winner in a Search operation.
SSV[5]
T
Search Successful Flag Valid. When asserted, it indicates valid SSF value. In Enhanced
mode, this signal also indicates valid FULL and MULTI_HIT values.
MULTI_HIT[5]
O
Multiple Hit Flag. In a Search operation, this signal indicates that there are multiple
entries in the array or in the selected blocks that match the Search key when it is set to
1. In a Learn operation, it indicates that there are multiple free entries.
In Non-Enhanced mode, it becomes valid 4 CLK1X cycles after the command is issued.
In Enhanced mode, it becomes valid when SSV is 1.
FULL
T
Full Flag. When High, it indicates that the table in the array or in the selected blocks
(Enhanced mode) is full.
In the Non-Enhanced mode, it becomes valid 4 CLK1X cycles after the command is
issued.
In the Enhanced mode, it becomes valid when SSV is 1.
HIGH_SPEED1
I
High Speed 1. This signal must be pulled High (VDDQ_ASIC) when the device operates
at CLK2X frequency above 166 MHz.
HIGH_SPEED2
I
High Speed 2. This signal must be pulled High (VDDQ_ASIC) when the device operates
at CLK2X frequency above 200 MHz.
SRAM Interface (LVCMOS or HSTL I/II)
SADR[M:0][5]
T
SRAM Address. This bus contains address lines to access off-chip SRAMs that contain
associative data. In a cascaded system of multiple Ayama 10000 NSEs, each corre-
sponding SADR bit from all cascaded devices must be tied together.
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128.
CE_L[5]
T
SRAM Chip Enable. This is the chip enable (CE) control for external SRAMs. In a
cascaded system of multiple Ayama 10000 NSEs, CE_L of all cascaded devices must be
tied together. This signal is then driven by only one of the devices.
WE_L[5]
T
SRAM Write Enable. This is the Write enable control for external SRAMs. In a cascaded
system of multiple Ayama 10000 NSEs, WE_L of all cascaded devices must be tied
together. This signal is then driven by only one of the devices.
OE_L[5]
T
SRAM Output Enable. This is the output enable (OE) control for external SRAMs. Only
the last device drives this signal (the device that has the LRAM bit set).
ALE_L[5]
T
Address Latch Enable. When this signal is Low, the addresses are valid on the SRAM
address bus. In a cascaded system of multiple Ayama 10000s, the ALE_L of all cascaded
devices must be tied together. This signal is then driven by only one of the devices.
Table 4-1. Ayama™ 10000 Signal Description (continued)
Parameter
Type[2]
Description
[+] Feedback
[+] Feedback


Similar Part No. - CYNSE10512

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYNSE70032 CYPRESS-CYNSE70032 Datasheet
3Mb / 126P
   Network Search Engine
CYNSE70032-66BGC CYPRESS-CYNSE70032-66BGC Datasheet
3Mb / 126P
   Network Search Engine
CYNSE70032-66BGI CYPRESS-CYNSE70032-66BGI Datasheet
3Mb / 126P
   Network Search Engine
CYNSE70032-83BGC CYPRESS-CYNSE70032-83BGC Datasheet
3Mb / 126P
   Network Search Engine
CYNSE70064A CYPRESS-CYNSE70064A Datasheet
3Mb / 127P
   Search Engine
More results

Similar Description - CYNSE10512

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
75K62100 IDT-75K62100 Datasheet
56Kb / 3P
   NETWORK SEARCH ENGINE
logo
Cypress Semiconductor
CYNSE70032 CYPRESS-CYNSE70032 Datasheet
3Mb / 126P
   Network Search Engine
logo
Integrated Device Techn...
75K72100_0509 IDT-75K72100_0509 Datasheet
440Kb / 3P
   Network Search Engine
75K62100_0509 IDT-75K62100_0509 Datasheet
441Kb / 3P
   NETWORK SEARCH ENGINE
75N42102 IDT-75N42102 Datasheet
430Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
IDT75K72100 IDT-IDT75K72100 Datasheet
62Kb / 3P
   Network Search Engine 256K x 72 Entries
75N43102 IDT-75N43102_05 Datasheet
430Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
75N43102 IDT-75N43102 Datasheet
42Kb / 4P
   NETWORK SEARCH ENGINE 32K x 72 Entries
IDT75P42100 IDT-IDT75P42100 Datasheet
67Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
75P52100 IDT-75P52100 Datasheet
436Kb / 3P
   NETWORK SEARCH ENGINE 64K x 72 Entries
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com