CY25000
Document #: 38-07424 Rev. *B
Page 5 of 10
Reference Output (REFOUT, pin 6)
The reference clock output has the same frequency and the
same phase as the input clock. This output can be
programmed to be enabled (clock on) or disabled (High-Z,
clock off). If this output is not needed, it is recommended that
users request the disabled (High-Z, Clock Off) option.
Frequency Modulation
The frequency modulation is programmed at 30 kHz for all
SSCLK frequencies from 3 to 200 MHz. Contact the factory if
a higher modulation frequency is required.
Power-down or Output Enable (PD# or OE, pin 3):
Users can select either PD# or OE function which are also
factory programmable.
Application Circuit[3, 4, 5]
Switching Waveforms
Notes:
3. Since the load capacitors (CXIN and CXOUT) are provided by the CY25000, no external capacitors are needed on the XIN and XOUT pins to match the crystal load
capacitor (CL). Only a single 0.1-µF bypass capacitor is required on the VDD pin.
4. If an external clock is used, apply the clock to XIN (pin 1) and leave XOUT (pin 8) floating (unconnected).
5. If SSON (pin 7) is LOW (VSS), the frequency modulation will be stopped on SSCLK pin (pin 5).
1
2
3
4
VDD
XOUT
VSS
SSCLK
REFCLK
5
6
7
8
XIN
SSON
Power
0.1
µF
VDD
VDD
PD#/OE
Crystal
Duty Cycle Timing (DC = t1A/t1B)
t1A
t1B
OUTPUT
Output Rise/Fall Time (SSCLK and REFCLK)
OUTPUT
Tr
VDD
0V
Tf
Output Rise time (Tr) = (0.6 x VDD)/SR1 (or SR3)
Output Fall time (Tf) = (0.6 x VDD)/SR2 (or SR4)
Refer to AC Electrical Characteristics table for SR (Slew Rate) values.
Power-down Timing and Power-up Timing
CLKOUT
VDD
tPU
tSTP
VIL
VIH
POWER-
DOWN
0V
(Asynchronous)
High Impedance
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
