CY2545
CY2547
Document #: 001-13196 Rev. *A
Page 11 of 15
AC Electrical Specifications
Parameter
Description
Conditions
Min
Typ
Max
Unit
FIN (crystal)
Crystal frequency, XIN
8
–
48
MHz
FIN (clock)
Input clock frequency
Clock inputs CLKIN or EXCLKIN
8
–
166
MHz
FCLK
Output clock frequency
3
–
166
MHz
DC1
Output duty cycle, all clocks
except Ref Out
Duty cycle is defined in Figure 9; t1/t2, measured 50%
of VDD
45
50
55
%
DC2
Ref out clock duty cycle
Ref In Min 45%, Max 55%
40
–
60
%
TRF1
[1]
Output rise/fall time
Measured from 20% to 80% of VDD_CLK_BX, as shown
in Figure 10, CLOAD = 15 pF, Drive strength [00]
–6.8
–
ns
TRF2
[1]
Output rise/fall time
Measured from 20% to 80% of VDD_CLK_BX, as shown
in Figure 10, CLOAD = 15 pF, Drive strength [01]
–3.4
–
ns
TRF3
[1]
Output rise/fall time
Measured from 20% to 80% of VDD_CLK_BX, as shown
in Figure 10, CLOAD = 15 pF, Drive strength [10]
–2.0
–
ns
TRF4
[1]
Output rise/fall time
Measured from 20% to 80% of VDD_CLK_BX, as shown
in Figure 10, CLOAD = 15 pF, Drive strength [11]
–1.0
–
ns
TCCJ
[1,2]
Cycle-to-cycle jitter max (Pk-Pk)
Configuration dependent. See Table 4
–
150
–
ps
TLOCK
[1]
PLL Lock time
Measured from 90% of the applied power supply level
–
1
3
ms
Table 4. Configuration Example for C-C Jitter
Ref. Freq.
(MHz)
CLK1 Output
CLK2 Output
CLK3 Output
CLK4 Output
CLK5 Output
Freq.
(MHz)
C-C Jitter
Typ (ps)
Freq.
(MHz)
C-C Jitter
Typ (ps)
Freq.
(MHz)
C-C Jitter
Typ (ps)
Freq.
(MHz)
C-C Jitter
Typ (ps)
Freq.
(MHz)
C-C Jitter
Typ (ps)
14.3181
8.0
134
166
103
48
92
74.25
81
Not Used
19.2
74.25
99
166
94
8
91
27
110
48
75
27
48
67
27
109
166
103
74.25
97
Not Used
48
48
93
27
123
166
137
166
138
8
103
Recommended Crystal Specification for SMD Package
Parameter
Description
Range 1
Range 2 Range 3
Unit
Fmin
Minimum frequency
8
14
28
MHz
Fmax
Maximum frequency
14
28
48
MHz
R1
Motional resistance (ESR)
135
50
30
Ω
C0
Shunt capacitance
4
4
2
pF
CL
Parallel load capacitance
18
14
12
pF
DL(max)
Maximum crystal drive level
300
300
300
µW
Recommended Crystal Specification for Thru-Hole Package
Parameter
Description
Range 1
Range 2 Range 3
Unit
Fmin
Minimum frequency
8
14
24
MHz
Fmax
Maximum frequency
14
24
32
MHz
R1
Motional resistance (ESR)
90
50
30
Ω
C0
Shunt capacitance
7
7
7
pF
CL
Parallel load capacitance
18
12
12
pF
DL(max)
Maximum crystal drive level
1000
1000
1000
µW
Notes
1. Guaranteed by design but not 100% tested.
2. Configuration dependent.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
