CY2305
CY2309
Document #: 38-07140 Rev. *G
Page 4 of 14
Absolute Maximum Conditions
Supply Voltage to Ground Potential ............... –0.5V to +7.0V
DC Input Voltage (Except REF) ............–0.5V to VDD + 0.5V
DC Input Voltage REF......................................... –0.5V to 7V
Storage Temperature ................................. –65°C to +150°C
Junction Temperature ................................................. 150°C
Static Discharge Voltage
(per MIL-STD-883, Method 3015) ........................... > 2,000V
Operating Conditions for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices
Parameter
Description
Min.
Max.
Unit
VDD
Supply Voltage
3.0
3.6
V
TA
Operating Temperature (Ambient Temperature)
0
70
°C
CL
Load Capacitance, below 100 MHz
–
30
pF
CL
Load Capacitance, from 100 MHz to 133 MHz
–
10
pF
CIN
Input Capacitance
–
7
pF
tPU
Power-up time for all VDDs to reach minimum specified voltage
(power ramps must be monotonic)
0.05
50
ms
Electrical Characteristics for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices
Parameter
Description
Test Conditions
Min.
Max.
Unit
VIL
Input LOW Voltage[5]
–0.8
V
VIH
Input HIGH Voltage[5]
2.0
–
V
IIL
Input LOW Current
VIN = 0V
–
50.0
µA
IIH
Input HIGH Current
VIN = VDD
–100.0
µA
VOL
Output LOW Voltage[6]
IOL = 8 mA (–1)
IOH = 12 mA (–1H)
–0.4
V
VOH
Output HIGH Voltage[6]
IOH = –8 mA (–1)
IOL = –12 mA (–1H)
2.4
–
V
IDD (PD mode)
Power Down Supply Current
REF = 0 MHz
–
12.0
µA
IDD
Supply Current
Unloaded outputs at 66.67 MHz,
SEL inputs at VDD
–
32.0
mA
Switching Characteristics for CY2305SC-1and CY2309SC-1 Commercial Temperature Devices[7]
Parameter
Name
Test Conditions
Min.
Typ.
Max.
Unit
t1
Output Frequency
30-pF load
10-pF load
10
10
–100
133.33
MHz
MHz
Duty Cycle[6] = t2 ÷ t1
Measured at 1.4V, Fout = 66.67 MHz
40.0
50.0
60.0
%
t3
Rise Time[6]
Measured between 0.8V and 2.0V
–
–
2.50
ns
t4
Fall Time[6]
Measured between 0.8V and 2.0V
–
–
2.50
ns
t5
Output to Output Skew[6]
All outputs equally loaded
–
85
250
ps
t6A
Delay, REF Rising Edge to
CLKOUT Rising Edge[6]
Measured at VDD/2
–
0
±350
ps
t6B
Delay, REF Rising Edge to
CLKOUT Rising Edge[6]
Measured at VDD/2. Measured in PLL
Bypass Mode, CY2309 device only.
15
8.7
ns
t7
Device to Device Skew[6]
Measured at VDD/2 on the CLKOUT pins
of devices
––
700
ps
tJ
Cycle to Cycle Jitter[6]
Measured at 66.67 MHz, loaded outputs
–
70
200
ps
tLOCK
PLL Lock Time[6]
Stable power supply, valid clock
presented on REF pin
––
1.0
ms
Notes:
5. REF input has a threshold voltage of VDD/2.
6. Parameter is guaranteed by design and characterization. Not 100% tested in production.
7. All parameters specified with loaded outputs.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
