Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY27EE16FZXEC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY27EE16FZXEC
Description  1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY27EE16FZXEC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY27EE16FZXEC Datasheet HTML 6Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 7Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 8Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 9Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 10Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 11Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 12Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 13Page - Cypress Semiconductor CY27EE16FZXEC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
CY27EE16ZE
Document #: 38-07440 Rev. *C
Page 10 of 17
Serial Programming Interface (SPI) Protocol
and Timing
The CY27EE16ZE utilizes a 2-serial-wire interface SDAT and
SCLK that operates up to 400 kbits/sec in Read or Write mode.
The basic Write serial format is as follows:
Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit
Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in
MA+2; ACK; etc. until STOP Bit. The basic serial format is
illustrated in Figure 4.
Data Valid
Data is valid when the clock is HIGH, and may only be transi-
tioned when the clock is LOW as illustrated in Figure 5.
Data Frame
Every new data frame is indicated by a start and stop
sequence, as illustrated in Figure 6.
Start Sequence – Start Frame is indicated by SDAT going
LOW when SCLK is HIGH. Every time a start signal is given,
the next 8-bit data must be the device address (7 bits) and a
R/W bit, followed by register address (8 bits) and register data
(8 bits).
Stop Sequence – Stop Frame is indicated by SDAT going
HIGH when SCLK is HIGH. A Stop Frame frees the bus for
writing to another part on the same bus or writing to another
random register address.
Acknowledge Pulse
During Write Mode the CY27EE16ZE will respond with an
Acknowledge pulse after every 8 bits. This is accomplished by
pulling the SDAT line LOW during the N*9th clock cycle as
illustrated in Figure 7. (N = the number of bytes transmitted).
During Read Mode the acknowledge pulse after the data
packet is sent is generated by the master.
Device Addressing
The first four bits of the device address word for the eight
EEPROM scratchpad blocks are 1000. The 5th, 6th, and 7th
bits are the address bits (A2, A1, A0 respectively) for the slices
of 2K EEPROM. The first seven bits of the device address
word for the clock configuration EEPROM block are 1101000.
The first seven bits of the device address word for the clock
configuration SRAM block are 1101001. The final bit of the
address specifies the operation (HIGH/1 = Read, LOW/0 =
Write)
Write Operations
Writing Individual Bytes
A valid write operation must have a full 8-bit word address after
the device address word, which is followed by an acknowl-
edgment bit from the EEPROM (ack = 0/LOW). The next 8 bits
must contain the data word intended for storage. After the data
word is received, the EEPROM responds with another
acknowledge bit (ack = 0/LOW), and the device that is
addressing the EEPROM must end the write sequence with a
stop condition. The EEPROM now enters an internal write
process transferring the data received to nonvolatile memory.
During, and until completion of, this internal write process, the
EEPROM will not respond to other commands.
Writing Multiple Bytes
The CY27EE16ZE is capable of receiving up to 16 consec-
utive written bytes. In order to write more than one byte at a
time, the device addressing the EEPROM does not end the
write sequence with a stop condition. Instead, the device can
send up to fifteen more bytes of data to be stored. After each
byte, the EEPROM responds with an acknowledge bit, just like
after the first byte. The EEPROM will accept data until the
acknowledge bit is responded to by the stop condition, at
which time it enters the internal write process as described in
the section above. When receiving multiple bytes, the
CY27EE16ZE internally increments the address of the last 4
bits in the address word. After 16 bytes are written, that incre-
menting brings it back to the first word that was written. If more
than 16 bytes are written, the CY27EE16ZE will overwrite the
first bytes written.
Read Operations
Read operations are initiated the same way as Write opera-
tions except that the R/W bit of the slave address is set to ‘1’
(HIGH). There are three basic read operations: current
address read, random read, and sequential read.
Current Address Read
The CY27EE16ZE has an onboard address counter that
retains 1 more than the address of the last word access. If the
last word written or read was word ‘n,’ then a current address
read operation would return the value stored in location ‘n+1’.
When the CY27EE16ZE receives the slave address with the
R/W bit set to a ‘1,’ the CY27EE16ZE issues an acknowledge
and transmits the 8-bit word. The master device does not
acknowledge the transfer, but does generate a STOP
condition, which causes the CY27EE16ZE to stop trans-
mission.
Random Read
Through random read operations, the master may access any
memory location. To perform this type of read operation, first
the word address must be set. This is accomplished by
sending the address to the CY27EE16ZE as part of a write
operation. After the word address is sent, the master
generates a START condition following the acknowledge. This
terminates the write operation before any data is stored in the
address, but not before the internal address pointer is set.
Next the master reissues the control byte with the R/W byte
set to ‘1.’ The CY27EE16ZE then issues an acknowledge and
transmits the 8-bit word. The master device does not
acknowledge the transfer, but does generate a STOP
condition which causes the CY27EE16ZE to stop trans-
mission.


Similar Part No. - CY27EE16FZXEC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY27EE16FZEC CYPRESS-CY27EE16FZEC Datasheet
163Kb / 17P
   1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
CY27EE16FZECT CYPRESS-CY27EE16FZECT Datasheet
163Kb / 17P
   1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
CY27EE16FZEI CYPRESS-CY27EE16FZEI Datasheet
163Kb / 17P
   1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
CY27EE16FZEIT CYPRESS-CY27EE16FZEIT Datasheet
163Kb / 17P
   1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
More results

Similar Description - CY27EE16FZXEC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY27EE16ZE CYPRESS-CY27EE16ZE Datasheet
163Kb / 17P
   1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM
CY22701 CYPRESS-CY22701 Datasheet
139Kb / 15P
   1 PLL In-System Programmable Clock Generator
logo
List of Unclassifed Man...
FS6370-01 ETC2-FS6370-01 Datasheet
1Mb / 25P
   EEPROM Programmable 3-PLL Clock Generator IC
logo
ON Semiconductor
FS6370 ONSEMI-FS6370 Datasheet
585Kb / 28P
   EEPROM Programmable 3-PLL Clock Generator IC
May 2008 ??Rev. 3
logo
Integrated Device Techn...
IDT5V49EE904 IDT-IDT5V49EE904_15 Datasheet
343Kb / 29P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
5V49EE502 RENESAS-5V49EE502 Datasheet
914Kb / 33P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
Mar 2020
IDT5V49EE504 RENESAS-IDT5V49EE504 Datasheet
553Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
logo
Integrated Device Techn...
IDT5V49EE902 IDT-IDT5V49EE902 Datasheet
372Kb / 33P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
IDT5V49EE701 RENESAS-IDT5V49EE701 Datasheet
621Kb / 35P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
IDT5V49EE704 RENESAS-IDT5V49EE704 Datasheet
584Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com