3 / 28 page
CY7C1522V18
CY7C1529V18
CY7C1523V18
CY7C1524V18
Document #: 38-05564 Rev. *D
Page 3 of 28
Logic Block Diagram (CY7C1523V18)
2M x 18
CLK
A(20:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Data Reg.
LD
Q[17:0]
Control
Logic
Reg.
Reg.
Reg.
18
18
36
Write
18
BWS0
VREF
Data Reg
Write
Data Reg
Memory
Array
2M x 18
Memory
Array
18
18
21
18
C
C
BWS1
R/W
LD
R/W
CQ
CQ
DOFF
Logic Block Diagram (CY7C1524V18)
1M x 36
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Data Reg.
LD
Q[35:0]
Control
Logic
Reg.
Reg.
Reg.
36
36
72
Write
36
BWS[3:0]
VREF
Data Reg
Write
Data Reg
Memory
Array
1M x 36
Memory
Array
36
36
20
36
C
C
R/W
LD
R/W
CQ
CQ
DOFF