Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1515AV18-278BZXC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1515AV18-278BZXC
Description  72-Mbit QDR??II SRAM 4-Word Burst Architecture
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1515AV18-278BZXC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1515AV18-278BZXC Datasheet HTML 3Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1515AV18-278BZXC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
CY7C1511AV18, CY7C1526AV18
CY7C1513AV18, CY7C1515AV18
Document Number: 001-06985 Rev. *C
Page 7 of 31
CQ
Echo Clock
CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock
for output data (C) of the QDR-II. In the single clock mode, CQ is generated with respect to K. The timings
for the echo clocks are shown in the Switching Characteristics on page 24.
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus
impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor connected
between ZQ and ground. Alternatively, this pin can be connected directly to VDDQ, which enables the
minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF
Input
DLL Turn Off
− Active LOW. Connecting this pin to ground turns off the DLL inside the device. The
timings in the DLL turned off operation differs from those listed in this data sheet. For normal operation,
this pin can be connected to a pull up through a 10 K
Ω or less pull up resistor. The device behaves in
QDR-I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up
to 167 MHz with QDR-I timing.
TDO
Output
TDO for JTAG.
TCK
Input
TCK Pin for JTAG.
TDI
Input
TDI Pin for JTAG.
TMS
Input
TMS Pin for JTAG.
NC
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/144M
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/288M
N/A
Not Connected to the Die. Can be tied to any voltage level.
VREF
Input-
Reference
Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC
measurement points.
VDD
Power Supply Power Supply Inputs to the Core of the Device.
VSS
Ground
Ground for the Device.
VDDQ
Power Supply Power Supply Inputs for the Outputs of the Device.
Pin Definitions (continued)
Pin Name
IO
Pin Description
[+] Feedback


Similar Part No. - CY7C1515AV18-278BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1515JV18 CYPRESS-CY7C1515JV18 Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1515JV18-167BZC CYPRESS-CY7C1515JV18-167BZC Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1515JV18-167BZI CYPRESS-CY7C1515JV18-167BZI Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1515JV18-167BZXC CYPRESS-CY7C1515JV18-167BZXC Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1515JV18-167BZXI CYPRESS-CY7C1515JV18-167BZXI Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
More results

Similar Description - CY7C1515AV18-278BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1511KV18 CYPRESS-CY7C1511KV18_09 Datasheet
837Kb / 31P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1561KV18 CYPRESS-CY7C1561KV18 Datasheet
833Kb / 28P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1511V18 CYPRESS-CY7C1511V18 Datasheet
381Kb / 23P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1511JV18 CYPRESS-CY7C1511JV18 Datasheet
703Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2561KV18 CYPRESS-CY7C2561KV18 Datasheet
845Kb / 29P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1511KV18 CYPRESS-CY7C1511KV18_11 Datasheet
807Kb / 33P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1513KV18 CYPRESS-CY7C1513KV18 Datasheet
831Kb / 31P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1511V18 CYPRESS-CY7C1511V18_06 Datasheet
464Kb / 28P
   72-Mbit QDR?? II SRAM 4-Word Burst Architecture
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com