Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

CD74HC126M Datasheet(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Part No. CD74HC126M
Description  High-Speed CMOS Logic Quad Buffer, Three-State
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

CD74HC126M Datasheet(HTML) 1 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
1
Data sheet acquired from Harris Semiconductor
SCHS144C
Features
• Three-State Outputs
• Separate Output Enable Inputs
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
Description
The ’HC126 and ’HCT126 contain four independent three-
state buffers, each having its own output enable input, which
when “low” puts the output in the high-impedance state.
Pinout
CD54HC126, CD54HC126
(CERDIP)
CD74HC126, CD74HC126
(PDIP, SOIC)
TOP VIEW
Ordering Information
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD54HC126F3A
-55 to 125
14 Ld CERDIP
CD54HCT126F3A
-55 to 125
14 Ld CERDIP
CD74HC126E
-55 to 125
14 Ld PDIP
CD74HC126M
-55 to 125
14 Ld SOIC
CD74HC126MT
-55 to 125
14 Ld SOIC
CD74HC126M96
-55 to 125
14 Ld SOIC
CD74HCT126E
-55 to 125
14 Ld PDIP
CD74HCT126M
-55 to 125
14 Ld SOIC
CD74HCT126MT
-55 to 125
14 Ld SOIC
CD74HCT126M96
-55 to 125
14 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
1OE
1A
1Y
2OE
2A
2Y
GND
VCC
4OE
4A
4Y
3OE
3A
3Y
1
2
3
4
5
6
7
14
13
12
11
10
9
8
November 1997 - Revised September 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
© 2003, Texas Instruments Incorporated
CD54HC126, CD74HC126,
CD54HCT126, CD74HCT126
High-Speed CMOS Logic
Quad Buffer, Three-State
[ /Title
(CD74
HC126
,
CD74
HCT12
6)
/Sub-
ject
(High
Speed
CMOS
Logic
Quad
Buffer,
Three-
State)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn