3 / 29 page
CY7C1416BV18, CY7C1427BV18
CY7C1418BV18, CY7C1420BV18
Document Number: 001-07033 Rev. *C
Page 3 of 29
Logic Block Diagram (CY7C1418BV18)
Logic Block Diagram (CY7C1420BV18)
Write
Reg
Write
Reg
CLK
A(20:0)
Gen.
K
K
Control
Logic
Address
Register
Read Data Reg.
R/W
Output
Logic
Reg.
Reg.
Reg.
18
36
18
BWS[1:0]
VREF
18
21
C
C
18
LD
Control
Burst
Logic
A0
A(20:1)
R/W
DOFF
20
18
DQ[17:0]
18
CQ
CQ
Write
Reg
Write
Reg
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
Read Data Reg.
R/W
Output
Logic
Reg.
Reg.
Reg.
36
72
36
BWS[3:0]
VREF
36
20
C
C
36
LD
Control
Burst
Logic
A0
A(19:1)
R/W
DOFF
19
36
DQ[35:0]
36
CQ
CQ
[+] Feedback