Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1382CV25-200BGC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1382CV25-200BGC
Description  18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1382CV25-200BGC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1382CV25-200BGC Datasheet HTML 3Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 4Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 5Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 6Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 7Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 8Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 9Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 10Page - Cypress Semiconductor CY7C1382CV25-200BGC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
CY7C1380CV25
CY7C1382CV25
Document #: 38-05240 Rev. *C
Page 7 of 33
ADSC
85
B4
A8
Input-
Synchronous
Address Strobe from Controller, sampled on
the rising edge of CLK, active LOW. When
asserted LOW, addresses presented to the
device are captured in the address registers. A1:
A0 are also loaded into the burst counter. When
ADSP and ADSC are both asserted, only ADSP
is recognized.
ZZ
64
T7
H11
Input-
Asynchronous
ZZ “sleep” Input, active HIGH. When asserted
HIGH places the device in a non-time-critical
“sleep” condition with data integrity preserved.
For normal operation, this pin has to be LOW or
left floating. ZZ pin has an internal pull-down.
DQs,
DQPs
52,53,56,
57,58,59,
62,63,68,
69,72,73,
74,75,78,
79,2,3,6,7,8,9,
12,13,18,19,22
,
23,24,25,
28,29,51,
80,1,30
K6,L6,
M6,N6,
K7,L7,
N7,P7,
E6,F6,
G6,H6,
D7,E7,
G7,H7,
D1,E1,
G1,H1,
E2,F2,
G2,H2,
K1,L1,
N1,P1,
K2,L2,
M2,N2,
P6,D6,
D2,P2
M11,L11,
K11,J11,
J10,K10,
L10,M10,
D10,E10,
F10,G10,
D11,E11,
F11,G11,
D1,E1,F1,
G1,D2,E2,F2,
G2,J1,
K1,L1,M1,
J2,K2,L2,
M2,N11,
C11,C1,N1
I/O-
Synchronous
Bidirectional Data I/O lines. As inputs, they
feed into an on-chip data register that is
triggered by the rising edge of CLK. As outputs,
they deliver the data contained in the memory
location specified by the addresses presented
during the previous clock rise of the read cycle.
The direction of the pins is controlled by OE.
When OE is asserted LOW, the pins behave as
outputs. When HIGH, DQs and DQPX are
placed in a three-state condition.
VDD
15,41,65,
91
J2,C4,J4,R4,
J6
D4,D8,E4,E8,
F4,F8,
G4,G8,H4,H8,
J4,J8,
K4,K8,L4,
L8,M4,M8
Power Supply Power supply inputs to the core of the
device.
VSS
17,40,67,
90
D3,E3,
F3,H3,
K3,M3,
N3,P3,
D5,E5,
F5,H5,
K5,M5,
N5,P5
C4,C5,C6,C7,
C8,D5,D6,D7,
E5,E6,E7,F5,
F6,F7,G5,G6,
G7,H2,H5,H6,
H7,J5,J6,J7,
K5,K6,K7,
L5,L6,L7,
M5,M6,M7,N4,
N8
Ground
Ground for the core of the device.
VSSQ
5,10,21,26,55,
60,71,
76
-
-
I/O Ground
Ground for the I/O circuitry.
CY7C1380CV25–Pin Definitions (continued)
Name
TQFP
BGA
fBGA
I/O
Description


Similar Part No. - CY7C1382CV25-200BGC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1382CV25-200BGC CYPRESS-CY7C1382CV25-200BGC Datasheet
519Kb / 33P
   512K x 36/1M x 18 Pipelined SRAM
More results

Similar Description - CY7C1382CV25-200BGC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1380D CYPRESS-CY7C1380D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380D CYPRESS-CY7C1380D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380DV25 CYPRESS-CY7C1380DV25 Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380CV25 CYPRESS-CY7C1380CV25 Datasheet
519Kb / 33P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1386DV25 CYPRESS-CY7C1386DV25 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1380B CYPRESS-CY7C1380B Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380C CYPRESS-CY7C1380C Datasheet
788Kb / 36P
   18-Mb (512K x 36/1M x 18) Pipelined SRAM
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D_06 Datasheet
511Kb / 28P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25_06 Datasheet
553Kb / 27P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com